blob: 5923d1e4e7c903b9692741e824f487feaf067c8b [file] [log] [blame]
David S. Miller64d329e2007-10-27 00:17:01 -07001/* linux/arch/sparc/kernel/time.c
Linus Torvalds1da177e2005-04-16 15:20:36 -07002 *
David S. Miller64d329e2007-10-27 00:17:01 -07003 * Copyright (C) 1995 David S. Miller (davem@davemloft.net)
Linus Torvalds1da177e2005-04-16 15:20:36 -07004 * Copyright (C) 1996 Thomas K. Dyas (tdyas@eden.rutgers.edu)
5 *
6 * Chris Davis (cdavis@cois.on.ca) 03/27/1998
7 * Added support for the intersil on the sun4/4200
8 *
9 * Gleb Raiko (rajko@mech.math.msu.su) 08/18/1998
10 * Support for MicroSPARC-IIep, PCI CPU.
11 *
12 * This file handles the Sparc specific time handling details.
13 *
14 * 1997-09-10 Updated NTP code according to technical memorandum Jan '96
15 * "A Kernel Model for Precision Timekeeping" by Dave Mills
16 */
Linus Torvalds1da177e2005-04-16 15:20:36 -070017#include <linux/errno.h>
18#include <linux/module.h>
19#include <linux/sched.h>
20#include <linux/kernel.h>
21#include <linux/param.h>
22#include <linux/string.h>
23#include <linux/mm.h>
24#include <linux/interrupt.h>
25#include <linux/time.h>
David S. Millerc4cbe6f2008-09-03 15:52:38 -070026#include <linux/rtc.h>
27#include <linux/rtc/m48t59.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070028#include <linux/timex.h>
Tkhai Kirill62f08282012-04-04 21:49:26 +020029#include <linux/clocksource.h>
30#include <linux/clockchips.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070031#include <linux/init.h>
32#include <linux/pci.h>
33#include <linux/ioport.h>
34#include <linux/profile.h>
David S. Miller454eeb22008-08-27 04:05:35 -070035#include <linux/of.h>
Stephen Rothwell764f2572008-08-07 15:33:36 -070036#include <linux/of_device.h>
David S. Millerc4cbe6f2008-09-03 15:52:38 -070037#include <linux/platform_device.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070038
Sam Ravnborgfcea8b22014-05-16 23:25:44 +020039#include <asm/mc146818rtc.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070040#include <asm/oplib.h>
John Stultz0299b132010-01-15 01:34:28 -080041#include <asm/timex.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070042#include <asm/timer.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070043#include <asm/irq.h>
44#include <asm/io.h>
45#include <asm/idprom.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070046#include <asm/page.h>
47#include <asm/pcic.h>
Al Viro0d844382006-10-08 14:30:44 +010048#include <asm/irq_regs.h>
Tkhai Kirill62f08282012-04-04 21:49:26 +020049#include <asm/setup.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070050
Sam Ravnborgfcea8b22014-05-16 23:25:44 +020051#include "kernel.h"
Al Viro32231a62007-07-21 19:18:57 -070052#include "irq.h"
53
Tkhai Kirill62f08282012-04-04 21:49:26 +020054static __cacheline_aligned_in_smp DEFINE_SEQLOCK(timer_cs_lock);
55static __volatile__ u64 timer_cs_internal_counter = 0;
56static char timer_cs_enabled = 0;
57
58static struct clock_event_device timer_ce;
59static char timer_ce_enabled = 0;
60
61#ifdef CONFIG_SMP
62DEFINE_PER_CPU(struct clock_event_device, sparc32_clockevent);
63#endif
64
Linus Torvalds1da177e2005-04-16 15:20:36 -070065DEFINE_SPINLOCK(rtc_lock);
Sam Ravnborg6943f3d2009-01-08 16:58:05 -080066EXPORT_SYMBOL(rtc_lock);
67
Linus Torvalds1da177e2005-04-16 15:20:36 -070068static int set_rtc_mmss(unsigned long);
Linus Torvalds1da177e2005-04-16 15:20:36 -070069
Linus Torvalds1da177e2005-04-16 15:20:36 -070070unsigned long profile_pc(struct pt_regs *regs)
71{
72 extern char __copy_user_begin[], __copy_user_end[];
Linus Torvalds1da177e2005-04-16 15:20:36 -070073 extern char __bzero_begin[], __bzero_end[];
Linus Torvalds1da177e2005-04-16 15:20:36 -070074
75 unsigned long pc = regs->pc;
76
77 if (in_lock_functions(pc) ||
78 (pc >= (unsigned long) __copy_user_begin &&
79 pc < (unsigned long) __copy_user_end) ||
Linus Torvalds1da177e2005-04-16 15:20:36 -070080 (pc >= (unsigned long) __bzero_begin &&
David S. Miller8a8b8362006-12-17 16:18:47 -080081 pc < (unsigned long) __bzero_end))
Linus Torvalds1da177e2005-04-16 15:20:36 -070082 pc = regs->u_regs[UREG_RETPC];
83 return pc;
84}
85
Martin Habets9550e592006-10-17 19:21:48 -070086EXPORT_SYMBOL(profile_pc);
87
Sam Ravnborgfcea8b22014-05-16 23:25:44 +020088volatile u32 __iomem *master_l10_counter;
Linus Torvalds1da177e2005-04-16 15:20:36 -070089
John Stultzf5c9c9b2010-03-03 19:57:27 -080090int update_persistent_clock(struct timespec now)
91{
92 return set_rtc_mmss(now.tv_sec);
93}
94
Tkhai Kirill62f08282012-04-04 21:49:26 +020095irqreturn_t notrace timer_interrupt(int dummy, void *dev_id)
Linus Torvalds1da177e2005-04-16 15:20:36 -070096{
Tkhai Kirill62f08282012-04-04 21:49:26 +020097 if (timer_cs_enabled) {
98 write_seqlock(&timer_cs_lock);
99 timer_cs_internal_counter++;
Sam Ravnborg08c93882012-05-14 17:30:35 +0200100 sparc_config.clear_clock_irq();
Tkhai Kirill62f08282012-04-04 21:49:26 +0200101 write_sequnlock(&timer_cs_lock);
102 } else {
Sam Ravnborg08c93882012-05-14 17:30:35 +0200103 sparc_config.clear_clock_irq();
Tkhai Kirill62f08282012-04-04 21:49:26 +0200104 }
Linus Torvalds1da177e2005-04-16 15:20:36 -0700105
Tkhai Kirill62f08282012-04-04 21:49:26 +0200106 if (timer_ce_enabled)
107 timer_ce.event_handler(&timer_ce);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700108
Linus Torvalds1da177e2005-04-16 15:20:36 -0700109 return IRQ_HANDLED;
110}
111
Tkhai Kirill62f08282012-04-04 21:49:26 +0200112static void timer_ce_set_mode(enum clock_event_mode mode,
113 struct clock_event_device *evt)
114{
115 switch (mode) {
116 case CLOCK_EVT_MODE_PERIODIC:
117 case CLOCK_EVT_MODE_RESUME:
118 timer_ce_enabled = 1;
119 break;
120 case CLOCK_EVT_MODE_SHUTDOWN:
121 timer_ce_enabled = 0;
122 break;
123 default:
124 break;
125 }
126 smp_mb();
127}
128
129static __init void setup_timer_ce(void)
130{
131 struct clock_event_device *ce = &timer_ce;
132
133 BUG_ON(smp_processor_id() != boot_cpu_id);
134
135 ce->name = "timer_ce";
136 ce->rating = 100;
137 ce->features = CLOCK_EVT_FEAT_PERIODIC;
138 ce->set_mode = timer_ce_set_mode;
139 ce->cpumask = cpu_possible_mask;
140 ce->shift = 32;
141 ce->mult = div_sc(sparc_config.clock_rate, NSEC_PER_SEC,
142 ce->shift);
143 clockevents_register_device(ce);
144}
145
146static unsigned int sbus_cycles_offset(void)
147{
Sam Ravnborgfcea8b22014-05-16 23:25:44 +0200148 u32 val, offset;
Tkhai Kirill62f08282012-04-04 21:49:26 +0200149
Sam Ravnborgfcea8b22014-05-16 23:25:44 +0200150 val = sbus_readl(master_l10_counter);
Tkhai Kirill62f08282012-04-04 21:49:26 +0200151 offset = (val >> TIMER_VALUE_SHIFT) & TIMER_VALUE_MASK;
152
153 /* Limit hit? */
154 if (val & TIMER_LIMIT_BIT)
155 offset += sparc_config.cs_period;
156
157 return offset;
158}
159
160static cycle_t timer_cs_read(struct clocksource *cs)
161{
162 unsigned int seq, offset;
163 u64 cycles;
164
165 do {
166 seq = read_seqbegin(&timer_cs_lock);
167
168 cycles = timer_cs_internal_counter;
169 offset = sparc_config.get_cycles_offset();
170 } while (read_seqretry(&timer_cs_lock, seq));
171
172 /* Count absolute cycles */
173 cycles *= sparc_config.cs_period;
174 cycles += offset;
175
176 return cycles;
177}
178
179static struct clocksource timer_cs = {
180 .name = "timer_cs",
181 .rating = 100,
182 .read = timer_cs_read,
183 .mask = CLOCKSOURCE_MASK(64),
184 .shift = 2,
185 .flags = CLOCK_SOURCE_IS_CONTINUOUS,
186};
187
188static __init int setup_timer_cs(void)
189{
190 timer_cs_enabled = 1;
191 timer_cs.mult = clocksource_hz2mult(sparc_config.clock_rate,
192 timer_cs.shift);
193
194 return clocksource_register(&timer_cs);
195}
196
197#ifdef CONFIG_SMP
198static void percpu_ce_setup(enum clock_event_mode mode,
199 struct clock_event_device *evt)
200{
201 int cpu = __first_cpu(evt->cpumask);
202
203 switch (mode) {
204 case CLOCK_EVT_MODE_PERIODIC:
Sam Ravnborg08c93882012-05-14 17:30:35 +0200205 sparc_config.load_profile_irq(cpu,
206 SBUS_CLOCK_RATE / HZ);
Tkhai Kirill62f08282012-04-04 21:49:26 +0200207 break;
208 case CLOCK_EVT_MODE_ONESHOT:
209 case CLOCK_EVT_MODE_SHUTDOWN:
210 case CLOCK_EVT_MODE_UNUSED:
Sam Ravnborg08c93882012-05-14 17:30:35 +0200211 sparc_config.load_profile_irq(cpu, 0);
Tkhai Kirill62f08282012-04-04 21:49:26 +0200212 break;
213 default:
214 break;
215 }
216}
217
218static int percpu_ce_set_next_event(unsigned long delta,
219 struct clock_event_device *evt)
220{
221 int cpu = __first_cpu(evt->cpumask);
222 unsigned int next = (unsigned int)delta;
223
Sam Ravnborg08c93882012-05-14 17:30:35 +0200224 sparc_config.load_profile_irq(cpu, next);
Tkhai Kirill62f08282012-04-04 21:49:26 +0200225 return 0;
226}
227
228void register_percpu_ce(int cpu)
229{
230 struct clock_event_device *ce = &per_cpu(sparc32_clockevent, cpu);
231 unsigned int features = CLOCK_EVT_FEAT_PERIODIC;
232
233 if (sparc_config.features & FEAT_L14_ONESHOT)
234 features |= CLOCK_EVT_FEAT_ONESHOT;
235
236 ce->name = "percpu_ce";
237 ce->rating = 200;
238 ce->features = features;
239 ce->set_mode = percpu_ce_setup;
240 ce->set_next_event = percpu_ce_set_next_event;
241 ce->cpumask = cpumask_of(cpu);
242 ce->shift = 32;
243 ce->mult = div_sc(sparc_config.clock_rate, NSEC_PER_SEC,
244 ce->shift);
245 ce->max_delta_ns = clockevent_delta2ns(sparc_config.clock_rate, ce);
246 ce->min_delta_ns = clockevent_delta2ns(100, ce);
247
248 clockevents_register_device(ce);
249}
250#endif
251
David S. Millerc4cbe6f2008-09-03 15:52:38 -0700252static unsigned char mostek_read_byte(struct device *dev, u32 ofs)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700253{
David S. Millerc4cbe6f2008-09-03 15:52:38 -0700254 struct platform_device *pdev = to_platform_device(dev);
255 struct m48t59_plat_data *pdata = pdev->dev.platform_data;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700256
Krzysztof Helt12a9ee32008-10-29 15:35:24 -0700257 return readb(pdata->ioaddr + ofs);
David S. Millerc4cbe6f2008-09-03 15:52:38 -0700258}
Linus Torvalds1da177e2005-04-16 15:20:36 -0700259
David S. Millerc4cbe6f2008-09-03 15:52:38 -0700260static void mostek_write_byte(struct device *dev, u32 ofs, u8 val)
261{
262 struct platform_device *pdev = to_platform_device(dev);
263 struct m48t59_plat_data *pdata = pdev->dev.platform_data;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700264
Krzysztof Helt12a9ee32008-10-29 15:35:24 -0700265 writeb(val, pdata->ioaddr + ofs);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700266}
267
David S. Millerc4cbe6f2008-09-03 15:52:38 -0700268static struct m48t59_plat_data m48t59_data = {
269 .read_byte = mostek_read_byte,
270 .write_byte = mostek_write_byte,
271};
Linus Torvalds1da177e2005-04-16 15:20:36 -0700272
David S. Millerc4cbe6f2008-09-03 15:52:38 -0700273/* resource is set at runtime */
274static struct platform_device m48t59_rtc = {
275 .name = "rtc-m48t59",
276 .id = 0,
277 .num_resources = 1,
278 .dev = {
279 .platform_data = &m48t59_data,
280 },
281};
Bob Breuer96ba9892006-07-27 22:08:01 -0700282
Greg Kroah-Hartman7c9503b2012-12-21 14:03:26 -0800283static int clock_probe(struct platform_device *op)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700284{
Grant Likely61c7a082010-04-13 16:12:29 -0700285 struct device_node *dp = op->dev.of_node;
Stephen Rothwell8271f042007-03-29 00:47:23 -0700286 const char *model = of_get_property(dp, "model", NULL);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700287
David S. Milleree5caf02006-06-29 14:36:52 -0700288 if (!model)
289 return -ENODEV;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700290
Kjetil Oftedal1c833bc2011-03-24 16:34:52 -0700291 /* Only the primary RTC has an address property */
292 if (!of_find_property(dp, "address", NULL))
293 return -ENODEV;
294
David S. Millerc4cbe6f2008-09-03 15:52:38 -0700295 m48t59_rtc.resource = &op->resource[0];
David S. Milleree5caf02006-06-29 14:36:52 -0700296 if (!strcmp(model, "mk48t02")) {
Linus Torvalds1da177e2005-04-16 15:20:36 -0700297 /* Map the clock register io area read-only */
David S. Millerc4cbe6f2008-09-03 15:52:38 -0700298 m48t59_data.ioaddr = of_ioremap(&op->resource[0], 0,
299 2048, "rtc-m48t59");
300 m48t59_data.type = M48T59RTC_TYPE_M48T02;
David S. Milleree5caf02006-06-29 14:36:52 -0700301 } else if (!strcmp(model, "mk48t08")) {
David S. Millerc4cbe6f2008-09-03 15:52:38 -0700302 m48t59_data.ioaddr = of_ioremap(&op->resource[0], 0,
303 8192, "rtc-m48t59");
304 m48t59_data.type = M48T59RTC_TYPE_M48T08;
David S. Milleree5caf02006-06-29 14:36:52 -0700305 } else
306 return -ENODEV;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700307
David S. Millerc4cbe6f2008-09-03 15:52:38 -0700308 if (platform_device_register(&m48t59_rtc) < 0)
309 printk(KERN_ERR "Registering RTC device failed\n");
Bob Breuer96ba9892006-07-27 22:08:01 -0700310
David S. Milleree5caf02006-06-29 14:36:52 -0700311 return 0;
312}
313
Sam Ravnborg505d9142011-04-21 15:37:20 -0700314static struct of_device_id clock_match[] = {
David S. Milleree5caf02006-06-29 14:36:52 -0700315 {
316 .name = "eeprom",
317 },
318 {},
319};
320
Grant Likely4ebb24f2011-02-22 20:01:33 -0700321static struct platform_driver clock_driver = {
David S. Milleree5caf02006-06-29 14:36:52 -0700322 .probe = clock_probe,
Grant Likely40182942010-04-13 16:13:02 -0700323 .driver = {
324 .name = "rtc",
325 .owner = THIS_MODULE,
326 .of_match_table = clock_match,
Stephen Rothwella2cd1552007-10-10 23:27:34 -0700327 },
David S. Milleree5caf02006-06-29 14:36:52 -0700328};
329
330
331/* Probe for the mostek real time clock chip. */
Bob Breuer96ba9892006-07-27 22:08:01 -0700332static int __init clock_init(void)
David S. Milleree5caf02006-06-29 14:36:52 -0700333{
Grant Likely4ebb24f2011-02-22 20:01:33 -0700334 return platform_driver_register(&clock_driver);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700335}
Bob Breuer96ba9892006-07-27 22:08:01 -0700336/* Must be after subsys_initcall() so that busses are probed. Must
337 * be before device_initcall() because things like the RTC driver
338 * need to see the clock registers.
339 */
340fs_initcall(clock_init);
Bob Breuer96ba9892006-07-27 22:08:01 -0700341
Tkhai Kirill62f08282012-04-04 21:49:26 +0200342static void __init sparc32_late_time_init(void)
John Stultz0299b132010-01-15 01:34:28 -0800343{
Tkhai Kirill62f08282012-04-04 21:49:26 +0200344 if (sparc_config.features & FEAT_L10_CLOCKEVENT)
345 setup_timer_ce();
346 if (sparc_config.features & FEAT_L10_CLOCKSOURCE)
347 setup_timer_cs();
348#ifdef CONFIG_SMP
349 register_percpu_ce(smp_processor_id());
350#endif
John Stultz0299b132010-01-15 01:34:28 -0800351}
352
Adrian Bunkc61c65c2008-06-05 11:40:58 -0700353static void __init sbus_time_init(void)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700354{
Tkhai Kirill62f08282012-04-04 21:49:26 +0200355 sparc_config.get_cycles_offset = sbus_cycles_offset;
356 sparc_config.init_timers();
Linus Torvalds1da177e2005-04-16 15:20:36 -0700357}
358
359void __init time_init(void)
360{
Tkhai Kirill62f08282012-04-04 21:49:26 +0200361 sparc_config.features = 0;
362 late_time_init = sparc32_late_time_init;
363
Sam Ravnborg06010fb2011-04-17 13:49:55 +0200364 if (pcic_present())
Linus Torvalds1da177e2005-04-16 15:20:36 -0700365 pci_time_init();
Sam Ravnborg06010fb2011-04-17 13:49:55 +0200366 else
367 sbus_time_init();
Linus Torvalds1da177e2005-04-16 15:20:36 -0700368}
369
Linus Torvalds1da177e2005-04-16 15:20:36 -0700370
David S. Millerc4cbe6f2008-09-03 15:52:38 -0700371static int set_rtc_mmss(unsigned long secs)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700372{
David S. Millerc4cbe6f2008-09-03 15:52:38 -0700373 struct rtc_device *rtc = rtc_class_open("rtc0");
David S. Millerab138c02008-09-10 13:36:13 -0700374 int err = -1;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700375
David S. Millerab138c02008-09-10 13:36:13 -0700376 if (rtc) {
377 err = rtc_set_mmss(rtc, secs);
378 rtc_class_close(rtc);
379 }
Linus Torvalds1da177e2005-04-16 15:20:36 -0700380
David S. Millerab138c02008-09-10 13:36:13 -0700381 return err;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700382}