blob: 2363aff24df7368c2e646a23ec212d315609e23f [file] [log] [blame]
Sylwester Nawrocki5f3cc442010-10-07 10:06:16 -03001/*
Sylwester Nawrocki56bc9112013-02-01 15:00:40 -03002 * Samsung S5P/Exynos4 SoC series camera interface driver header
Sylwester Nawrocki5f3cc442010-10-07 10:06:16 -03003 *
Sylwester Nawrocki56bc9112013-02-01 15:00:40 -03004 * Copyright (C) 2010 - 2013 Samsung Electronics Co., Ltd.
5 * Sylwester Nawrocki <s.nawrocki@samsung.com>
Sylwester Nawrocki5f3cc442010-10-07 10:06:16 -03006 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License version 2 as
9 * published by the Free Software Foundation.
10 */
11
Sylwester Nawrockidf7e09a2010-12-27 14:42:15 -030012#ifndef S5P_FIMC_H_
13#define S5P_FIMC_H_
Sylwester Nawrocki5f3cc442010-10-07 10:06:16 -030014
Sylwester Nawrockib9ee31e62012-08-14 10:46:58 -030015#include <media/media-entity.h>
Sylwester Nawrocki80f958f2013-02-25 13:20:21 -030016#include <media/v4l2-mediabus.h>
Sylwester Nawrockib9ee31e62012-08-14 10:46:58 -030017
Sylwester Nawrocki56bc9112013-02-01 15:00:40 -030018/*
Sylwester Nawrocki02399e32013-03-26 08:20:30 -030019 * Enumeration of data inputs to the camera subsystem.
20 */
21enum fimc_input {
22 FIMC_INPUT_PARALLEL_0 = 1,
23 FIMC_INPUT_PARALLEL_1,
24 FIMC_INPUT_MIPI_CSI2_0 = 3,
25 FIMC_INPUT_MIPI_CSI2_1,
26 FIMC_INPUT_WRITEBACK_A = 5,
27 FIMC_INPUT_WRITEBACK_B,
28 FIMC_INPUT_WRITEBACK_ISP = 5,
29};
30
31/*
Sylwester Nawrocki56bc9112013-02-01 15:00:40 -030032 * Enumeration of the FIMC data bus types.
33 */
34enum fimc_bus_type {
35 /* Camera parallel bus */
36 FIMC_BUS_TYPE_ITU_601 = 1,
37 /* Camera parallel bus with embedded synchronization */
38 FIMC_BUS_TYPE_ITU_656,
39 /* Camera MIPI-CSI2 serial bus */
40 FIMC_BUS_TYPE_MIPI_CSI2,
41 /* FIFO link from LCD controller (WriteBack A) */
42 FIMC_BUS_TYPE_LCD_WRITEBACK_A,
43 /* FIFO link from LCD controller (WriteBack B) */
44 FIMC_BUS_TYPE_LCD_WRITEBACK_B,
45 /* FIFO link from FIMC-IS */
46 FIMC_BUS_TYPE_ISP_WRITEBACK = FIMC_BUS_TYPE_LCD_WRITEBACK_B,
Sylwester Nawrocki5f3cc442010-10-07 10:06:16 -030047};
48
Sylwester Nawrocki2b13f7d2013-03-29 14:12:39 -030049#define fimc_input_is_parallel(x) ((x) == 1 || (x) == 2)
50#define fimc_input_is_mipi_csi(x) ((x) == 3 || (x) == 4)
51
Sylwester Nawrocki5f3cc442010-10-07 10:06:16 -030052struct i2c_board_info;
53
54/**
Sylwester Nawrocki56bc9112013-02-01 15:00:40 -030055 * struct fimc_source_info - video source description required for the host
56 * interface configuration
Sylwester Nawrocki5f3cc442010-10-07 10:06:16 -030057 *
58 * @board_info: pointer to I2C subdevice's board info
Sylwester Nawrockia25be182010-12-27 15:34:43 -030059 * @clk_frequency: frequency of the clock the host interface provides to sensor
Sylwester Nawrocki56bc9112013-02-01 15:00:40 -030060 * @fimc_bus_type: FIMC camera input type
61 * @sensor_bus_type: image sensor bus type, MIPI, ITU-R BT.601 etc.
62 * @flags: the parallel sensor bus flags defining signals polarity (V4L2_MBUS_*)
Sylwester Nawrocki5f3cc442010-10-07 10:06:16 -030063 * @i2c_bus_num: i2c control bus id the sensor is attached to
64 * @mux_id: FIMC camera interface multiplexer index (separate for MIPI and ITU)
Sylwester Nawrockid3953222011-09-01 06:01:08 -030065 * @clk_id: index of the SoC peripheral clock for sensors
Sylwester Nawrocki5f3cc442010-10-07 10:06:16 -030066 */
Sylwester Nawrocki56bc9112013-02-01 15:00:40 -030067struct fimc_source_info {
Sylwester Nawrocki5f3cc442010-10-07 10:06:16 -030068 struct i2c_board_info *board_info;
Sylwester Nawrockia25be182010-12-27 15:34:43 -030069 unsigned long clk_frequency;
Sylwester Nawrocki56bc9112013-02-01 15:00:40 -030070 enum fimc_bus_type fimc_bus_type;
71 enum fimc_bus_type sensor_bus_type;
72 u16 flags;
Sylwester Nawrocki5f3cc442010-10-07 10:06:16 -030073 u16 i2c_bus_num;
74 u16 mux_id;
Sylwester Nawrockid3953222011-09-01 06:01:08 -030075 u8 clk_id;
Sylwester Nawrocki5f3cc442010-10-07 10:06:16 -030076};
77
Sylwester Nawrocki5f3cc442010-10-07 10:06:16 -030078/**
Sylwester Nawrockidf7e09a2010-12-27 14:42:15 -030079 * struct s5p_platform_fimc - camera host interface platform data
Sylwester Nawrocki5f3cc442010-10-07 10:06:16 -030080 *
Sylwester Nawrocki56bc9112013-02-01 15:00:40 -030081 * @source_info: properties of an image source for the host interface setup
82 * @num_clients: the number of attached image sources
Sylwester Nawrocki5f3cc442010-10-07 10:06:16 -030083 */
Sylwester Nawrockidf7e09a2010-12-27 14:42:15 -030084struct s5p_platform_fimc {
Sylwester Nawrocki56bc9112013-02-01 15:00:40 -030085 struct fimc_source_info *source_info;
Sylwester Nawrocki117182d2011-02-28 11:12:19 -030086 int num_clients;
Sylwester Nawrocki5f3cc442010-10-07 10:06:16 -030087};
Sylwester Nawrockie1d72f42011-06-10 15:36:58 -030088
89/*
90 * v4l2_device notification id. This is only for internal use in the kernel.
91 * Sensor subdevs should issue S5P_FIMC_TX_END_NOTIFY notification in single
92 * frame capture mode when there is only one VSYNC pulse issued by the sensor
93 * at begining of the frame transmission.
94 */
95#define S5P_FIMC_TX_END_NOTIFY _IO('e', 0)
96
Sylwester Nawrocki80f958f2013-02-25 13:20:21 -030097#define FIMC_MAX_PLANES 3
98
99/**
100 * struct fimc_fmt - color format data structure
101 * @mbus_code: media bus pixel code, -1 if not applicable
102 * @name: format description
103 * @fourcc: fourcc code for this format, 0 if not applicable
104 * @color: the driver's private color format id
105 * @memplanes: number of physically non-contiguous data planes
106 * @colplanes: number of physically contiguous data planes
107 * @depth: per plane driver's private 'number of bits per pixel'
108 * @mdataplanes: bitmask indicating meta data plane(s), (1 << plane_no)
109 * @flags: flags indicating which operation mode format applies to
110 */
111struct fimc_fmt {
112 enum v4l2_mbus_pixelcode mbus_code;
113 char *name;
114 u32 fourcc;
115 u32 color;
116 u16 memplanes;
117 u16 colplanes;
118 u8 depth[FIMC_MAX_PLANES];
119 u16 mdataplanes;
120 u16 flags;
121#define FMT_FLAGS_CAM (1 << 0)
122#define FMT_FLAGS_M2M_IN (1 << 1)
123#define FMT_FLAGS_M2M_OUT (1 << 2)
124#define FMT_FLAGS_M2M (1 << 1 | 1 << 2)
125#define FMT_HAS_ALPHA (1 << 3)
126#define FMT_FLAGS_COMPRESSED (1 << 4)
127#define FMT_FLAGS_WRITEBACK (1 << 5)
128};
129
Sylwester Nawrocki0f735f52012-04-27 09:33:10 -0300130enum fimc_subdev_index {
131 IDX_SENSOR,
132 IDX_CSIS,
133 IDX_FLITE,
Sylwester Nawrockie2985a22013-03-08 12:59:33 -0300134 IDX_IS_ISP,
Sylwester Nawrocki0f735f52012-04-27 09:33:10 -0300135 IDX_FIMC,
136 IDX_MAX,
137};
138
139struct media_pipeline;
140struct v4l2_subdev;
141
142struct fimc_pipeline {
143 struct v4l2_subdev *subdevs[IDX_MAX];
144 struct media_pipeline *m_pipeline;
145};
146
Sylwester Nawrockib9ee31e62012-08-14 10:46:58 -0300147/*
148 * Media pipeline operations to be called from within the fimc(-lite)
149 * video node when it is the last entity of the pipeline. Implemented
150 * by corresponding media device driver.
151 */
152struct fimc_pipeline_ops {
153 int (*open)(struct fimc_pipeline *p, struct media_entity *me,
154 bool resume);
155 int (*close)(struct fimc_pipeline *p);
156 int (*set_stream)(struct fimc_pipeline *p, bool state);
157};
158
159#define fimc_pipeline_call(f, op, p, args...) \
160 (!(f) ? -ENODEV : (((f)->pipeline_ops && (f)->pipeline_ops->op) ? \
161 (f)->pipeline_ops->op((p), ##args) : -ENOIOCTLCMD))
162
Sylwester Nawrockidf7e09a2010-12-27 14:42:15 -0300163#endif /* S5P_FIMC_H_ */