blob: a78265993665a65bae524bb19606a7c16f248770 [file] [log] [blame]
Andrzej Hajda670935b2014-03-28 12:52:39 +01001Exynos MIPI DSI Master
2
3Required properties:
YoungJun Cho88dc66c2014-07-17 18:01:22 +09004 - compatible: value should be one of the following
Inki Dae473462a2014-08-13 17:09:12 +09005 "samsung,exynos3250-mipi-dsi" /* for Exynos3250/3472 SoCs */
YoungJun Cho88dc66c2014-07-17 18:01:22 +09006 "samsung,exynos4210-mipi-dsi" /* for Exynos4 SoCs */
YoungJun Cho4bc6d642014-11-07 15:12:24 +09007 "samsung,exynos4415-mipi-dsi" /* for Exynos4415 SoC */
YoungJun Cho88dc66c2014-07-17 18:01:22 +09008 "samsung,exynos5410-mipi-dsi" /* for Exynos5410/5420/5440 SoCs */
Chanho Parkfdc2e102016-01-30 23:11:50 +09009 "samsung,exynos5422-mipi-dsi" /* for Exynos5422/5800 SoCs */
Hyungwon Hwange6f988a2015-06-12 21:59:07 +090010 "samsung,exynos5433-mipi-dsi" /* for Exynos5433 SoCs */
Andrzej Hajda670935b2014-03-28 12:52:39 +010011 - reg: physical base address and length of the registers set for the device
12 - interrupts: should contain DSI interrupt
13 - clocks: list of clock specifiers, must contain an entry for each required
14 entry in clock-names
Hyungwon Hwang26269af2015-06-12 21:59:03 +090015 - clock-names: should include "bus_clk"and "sclk_mipi" entries
16 the use of "pll_clk" is deprecated
Andrzej Hajda670935b2014-03-28 12:52:39 +010017 - phys: list of phy specifiers, must contain an entry for each required
18 entry in phy-names
19 - phy-names: should include "dsim" entry
20 - vddcore-supply: MIPI DSIM Core voltage supply (e.g. 1.1V)
21 - vddio-supply: MIPI DSIM I/O and PLL voltage supply (e.g. 1.8V)
Hyungwon Hwang26269af2015-06-12 21:59:03 +090022 - samsung,pll-clock-frequency: specifies frequency of the oscillator clock
Andrzej Hajda670935b2014-03-28 12:52:39 +010023 - #address-cells, #size-cells: should be set respectively to <1> and <0>
24 according to DSI host bindings (see MIPI DSI bindings [1])
25
26Optional properties:
Marek Szyprowski0da65872015-01-24 13:16:15 +090027 - power-domains: a phandle to DSIM power domain node
Andrzej Hajda670935b2014-03-28 12:52:39 +010028
29Child nodes:
30 Should contain DSI peripheral nodes (see MIPI DSI bindings [1]).
31
32Video interfaces:
33 Device node can contain video interface port nodes according to [2].
34 The following are properties specific to those nodes:
35
Hyungwon Hwangf5f3b9b2015-06-12 21:59:08 +090036 port node inbound:
37 - reg: (required) must be 0.
38 port node outbound:
39 - reg: (required) must be 1.
Andrzej Hajda670935b2014-03-28 12:52:39 +010040
Hyungwon Hwangf5f3b9b2015-06-12 21:59:08 +090041 endpoint node connected from mic node (reg = 0):
42 - remote-endpoint: specifies the endpoint in mic node. This node is required
43 for Exynos5433 mipi dsi. So mic can access to panel node
Eric Engestrombfcfb842016-04-25 01:24:07 +010044 throughout this dsi node.
Hyungwon Hwangf5f3b9b2015-06-12 21:59:08 +090045 endpoint node connected to panel node (reg = 1):
46 - remote-endpoint: specifies the endpoint in panel node. This node is
47 required in all kinds of exynos mipi dsi to represent
48 the connection between mipi dsi and panel.
Andrzej Hajda670935b2014-03-28 12:52:39 +010049 - samsung,burst-clock-frequency: specifies DSI frequency in high-speed burst
50 mode
51 - samsung,esc-clock-frequency: specifies DSI frequency in escape mode
52
Rob Herringefdbd732015-09-21 10:51:09 -050053[1]: Documentation/devicetree/bindings/display/mipi-dsi-bus.txt
Andrzej Hajda670935b2014-03-28 12:52:39 +010054[2]: Documentation/devicetree/bindings/media/video-interfaces.txt
55
56Example:
57
58 dsi@11C80000 {
59 compatible = "samsung,exynos4210-mipi-dsi";
60 reg = <0x11C80000 0x10000>;
61 interrupts = <0 79 0>;
62 clocks = <&clock 286>, <&clock 143>;
Hyungwon Hwang26269af2015-06-12 21:59:03 +090063 clock-names = "bus_clk", "sclk_mipi";
Andrzej Hajda670935b2014-03-28 12:52:39 +010064 phys = <&mipi_phy 1>;
65 phy-names = "dsim";
66 vddcore-supply = <&vusb_reg>;
67 vddio-supply = <&vmipi_reg>;
Marek Szyprowski0da65872015-01-24 13:16:15 +090068 power-domains = <&pd_lcd0>;
Andrzej Hajda670935b2014-03-28 12:52:39 +010069 #address-cells = <1>;
70 #size-cells = <0>;
71 samsung,pll-clock-frequency = <24000000>;
72
73 panel@1 {
74 reg = <0>;
75 ...
76 port {
77 panel_ep: endpoint {
78 remote-endpoint = <&dsi_ep>;
79 };
80 };
81 };
82
83 ports {
84 #address-cells = <1>;
85 #size-cells = <0>;
86
Hyungwon Hwangf5f3b9b2015-06-12 21:59:08 +090087 port@0 {
88 reg = <0>;
89 decon_to_mic: endpoint {
90 remote-endpoint = <&mic_to_decon>;
91 };
92 };
93
Andrzej Hajda670935b2014-03-28 12:52:39 +010094 port@1 {
Hyungwon Hwangf5f3b9b2015-06-12 21:59:08 +090095 reg = <1>;
Andrzej Hajda670935b2014-03-28 12:52:39 +010096 dsi_ep: endpoint {
97 reg = <0>;
98 samsung,burst-clock-frequency = <500000000>;
99 samsung,esc-clock-frequency = <20000000>;
100 remote-endpoint = <&panel_ep>;
101 };
102 };
103 };
104 };