blob: 15d3c0ac2f5f77d337f4f4c0f1424d9e56e5a350 [file] [log] [blame]
Tomasz Figa0f7238a2012-11-06 15:09:04 +09001/*
2 * Samsung's Exynos4412 SoC device tree source
3 *
4 * Copyright (c) 2012 Samsung Electronics Co., Ltd.
5 * http://www.samsung.com
6 *
7 * Samsung's Exynos4412 SoC device nodes are listed in this file. Exynos4412
8 * based board files can include this file and provide values for board specfic
9 * bindings.
10 *
11 * Note: This file does not include device nodes for all the controllers in
12 * Exynos4412 SoC. As device tree coverage for Exynos4412 increases, additional
13 * nodes can be added to this file.
14 *
15 * This program is free software; you can redistribute it and/or modify
16 * it under the terms of the GNU General Public License version 2 as
17 * published by the Free Software Foundation.
18*/
19
Padmavathi Venna37992792013-06-18 00:02:08 +090020#include "exynos4x12.dtsi"
Tomasz Figa0f7238a2012-11-06 15:09:04 +090021
22/ {
Sachin Kamat8bdb31b2014-03-21 02:17:22 +090023 compatible = "samsung,exynos4412", "samsung,exynos4";
Tomasz Figa0f7238a2012-11-06 15:09:04 +090024
Chanwoo Choi8bdfa202014-03-18 06:25:59 +090025 combiner: interrupt-controller@10440000 {
26 samsung,combiner-nr = <20>;
27 };
28
Tomasz Figa0572b722013-12-19 03:17:54 +090029 gic: interrupt-controller@10490000 {
Tomasz Figa0f7238a2012-11-06 15:09:04 +090030 cpu-offset = <0x4000>;
31 };
Tomasz Figa0f7238a2012-11-06 15:09:04 +090032};