blob: 05a4d1e001487bb9941c561f001a3e90042fdbc5 [file] [log] [blame]
Dan Williams9bc89cd2007-01-02 11:10:44 -07001/*
2 * memory fill offload engine support
3 *
4 * Copyright © 2006, Intel Corporation.
5 *
6 * Dan Williams <dan.j.williams@intel.com>
7 *
8 * with architecture considerations by:
9 * Neil Brown <neilb@suse.de>
10 * Jeff Garzik <jeff@garzik.org>
11 *
12 * This program is free software; you can redistribute it and/or modify it
13 * under the terms and conditions of the GNU General Public License,
14 * version 2, as published by the Free Software Foundation.
15 *
16 * This program is distributed in the hope it will be useful, but WITHOUT
17 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
18 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
19 * more details.
20 *
21 * You should have received a copy of the GNU General Public License along with
22 * this program; if not, write to the Free Software Foundation, Inc.,
23 * 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
24 *
25 */
26#include <linux/kernel.h>
27#include <linux/interrupt.h>
Bartlomiej Zolnierkiewicz06eeb112012-11-05 10:00:20 +000028#include <linux/module.h>
Dan Williams9bc89cd2007-01-02 11:10:44 -070029#include <linux/mm.h>
30#include <linux/dma-mapping.h>
31#include <linux/async_tx.h>
32
33/**
34 * async_memset - attempt to fill memory with a dma engine.
35 * @dest: destination page
36 * @val: fill value
37 * @offset: offset in pages to start transaction
38 * @len: length in bytes
Dan Williamsa08abd82009-06-03 11:43:59 -070039 *
40 * honored flags: ASYNC_TX_ACK
Dan Williams9bc89cd2007-01-02 11:10:44 -070041 */
42struct dma_async_tx_descriptor *
Dan Williamsa08abd82009-06-03 11:43:59 -070043async_memset(struct page *dest, int val, unsigned int offset, size_t len,
44 struct async_submit_ctl *submit)
Dan Williams9bc89cd2007-01-02 11:10:44 -070045{
Dan Williamsa08abd82009-06-03 11:43:59 -070046 struct dma_chan *chan = async_tx_find_channel(submit, DMA_MEMSET,
Dan Williams47437b22008-02-02 19:49:59 -070047 &dest, 1, NULL, 0, len);
Dan Williams9bc89cd2007-01-02 11:10:44 -070048 struct dma_device *device = chan ? chan->device : NULL;
Dan Williams00367312008-02-02 19:49:57 -070049 struct dma_async_tx_descriptor *tx = NULL;
Dan Williams9bc89cd2007-01-02 11:10:44 -070050
Dan Williams83544ae2009-09-08 17:42:53 -070051 if (device && is_dma_fill_aligned(device, offset, 0, len)) {
Dan Williams00367312008-02-02 19:49:57 -070052 dma_addr_t dma_dest;
Dan Williams0403e382009-09-08 17:42:50 -070053 unsigned long dma_prep_flags = 0;
Dan Williams9bc89cd2007-01-02 11:10:44 -070054
Dan Williams0403e382009-09-08 17:42:50 -070055 if (submit->cb_fn)
56 dma_prep_flags |= DMA_PREP_INTERRUPT;
57 if (submit->flags & ASYNC_TX_FENCE)
58 dma_prep_flags |= DMA_PREP_FENCE;
Dan Williams00367312008-02-02 19:49:57 -070059 dma_dest = dma_map_page(device->dev, dest, offset, len,
Dan Williamsd909b342008-02-02 19:30:14 -070060 DMA_FROM_DEVICE);
Dan Williams9bc89cd2007-01-02 11:10:44 -070061
Dan Williams00367312008-02-02 19:49:57 -070062 tx = device->device_prep_dma_memset(chan, dma_dest, val, len,
Dan Williamsd4c56f92008-02-02 19:49:58 -070063 dma_prep_flags);
Dan Williams00367312008-02-02 19:49:57 -070064 }
65
66 if (tx) {
Dan Williams3280ab3e2008-03-13 17:45:28 -070067 pr_debug("%s: (async) len: %zu\n", __func__, len);
Dan Williamsa08abd82009-06-03 11:43:59 -070068 async_tx_submit(chan, tx, submit);
Dan Williams9bc89cd2007-01-02 11:10:44 -070069 } else { /* run the memset synchronously */
70 void *dest_buf;
Dan Williams3280ab3e2008-03-13 17:45:28 -070071 pr_debug("%s: (sync) len: %zu\n", __func__, len);
Dan Williams9bc89cd2007-01-02 11:10:44 -070072
Dan Williamsa08abd82009-06-03 11:43:59 -070073 dest_buf = page_address(dest) + offset;
Dan Williams9bc89cd2007-01-02 11:10:44 -070074
75 /* wait for any prerequisite operations */
Dan Williamsa08abd82009-06-03 11:43:59 -070076 async_tx_quiesce(&submit->depend_tx);
Dan Williams9bc89cd2007-01-02 11:10:44 -070077
78 memset(dest_buf, val, len);
79
Dan Williamsa08abd82009-06-03 11:43:59 -070080 async_tx_sync_epilog(submit);
Dan Williams9bc89cd2007-01-02 11:10:44 -070081 }
82
83 return tx;
84}
85EXPORT_SYMBOL_GPL(async_memset);
86
Dan Williams9bc89cd2007-01-02 11:10:44 -070087MODULE_AUTHOR("Intel Corporation");
88MODULE_DESCRIPTION("asynchronous memset api");
89MODULE_LICENSE("GPL");