blob: 47f8e8939266fd64ce097e49362a8e13a7019ef1 [file] [log] [blame]
Michael Barkowski0cefeeb2007-05-11 18:24:51 -05001/*
2 * Driver for ICPlus PHYs
3 *
4 * Copyright (c) 2007 Freescale Semiconductor, Inc.
5 *
6 * This program is free software; you can redistribute it and/or modify it
7 * under the terms of the GNU General Public License as published by the
8 * Free Software Foundation; either version 2 of the License, or (at your
9 * option) any later version.
10 *
11 */
12#include <linux/kernel.h>
13#include <linux/string.h>
14#include <linux/errno.h>
15#include <linux/unistd.h>
Michael Barkowski0cefeeb2007-05-11 18:24:51 -050016#include <linux/interrupt.h>
17#include <linux/init.h>
18#include <linux/delay.h>
19#include <linux/netdevice.h>
20#include <linux/etherdevice.h>
21#include <linux/skbuff.h>
22#include <linux/spinlock.h>
23#include <linux/mm.h>
24#include <linux/module.h>
25#include <linux/mii.h>
26#include <linux/ethtool.h>
27#include <linux/phy.h>
28
29#include <asm/io.h>
30#include <asm/irq.h>
31#include <asm/uaccess.h>
32
Giuseppe CAVALLAROe3e09f22012-02-21 21:26:28 +000033MODULE_DESCRIPTION("ICPlus IP175C/IP101A/IP101G/IC1001 PHY drivers");
Michael Barkowski0cefeeb2007-05-11 18:24:51 -050034MODULE_AUTHOR("Michael Barkowski");
35MODULE_LICENSE("GPL");
36
Giuseppe CAVALLAROe3e09f22012-02-21 21:26:28 +000037/* IP101A/G - IP1001 */
38#define IP10XX_SPEC_CTRL_STATUS 16 /* Spec. Control Register */
39#define IP1001_SPEC_CTRL_STATUS_2 20 /* IP1001 Spec. Control Reg 2 */
40#define IP1001_PHASE_SEL_MASK 3 /* IP1001 RX/TXPHASE_SEL */
41#define IP1001_APS_ON 11 /* IP1001 APS Mode bit */
42#define IP101A_G_APS_ON 2 /* IP101A/G APS Mode bit */
Giuseppe CAVALLARO996f7392012-04-17 21:16:40 +000043#define IP101A_G_IRQ_CONF_STATUS 0x11 /* Conf Info IRQ & Status Reg */
Giuseppe CAVALLARO9ec0db72012-06-04 05:51:18 +000044#define IP101A_G_IRQ_PIN_USED (1<<15) /* INTR pin used */
45#define IP101A_G_IRQ_DEFAULT IP101A_G_IRQ_PIN_USED
Giuseppe CAVALLARO9c9b1f22011-09-06 20:14:50 +000046
Michael Barkowski0cefeeb2007-05-11 18:24:51 -050047static int ip175c_config_init(struct phy_device *phydev)
48{
49 int err, i;
50 static int full_reset_performed = 0;
51
52 if (full_reset_performed == 0) {
53
54 /* master reset */
David Daney76231e02011-09-30 12:17:48 +000055 err = mdiobus_write(phydev->bus, 30, 0, 0x175c);
Michael Barkowski0cefeeb2007-05-11 18:24:51 -050056 if (err < 0)
57 return err;
58
59 /* ensure no bus delays overlap reset period */
David Daney76231e02011-09-30 12:17:48 +000060 err = mdiobus_read(phydev->bus, 30, 0);
Michael Barkowski0cefeeb2007-05-11 18:24:51 -050061
62 /* data sheet specifies reset period is 2 msec */
63 mdelay(2);
64
65 /* enable IP175C mode */
David Daney76231e02011-09-30 12:17:48 +000066 err = mdiobus_write(phydev->bus, 29, 31, 0x175c);
Michael Barkowski0cefeeb2007-05-11 18:24:51 -050067 if (err < 0)
68 return err;
69
70 /* Set MII0 speed and duplex (in PHY mode) */
David Daney76231e02011-09-30 12:17:48 +000071 err = mdiobus_write(phydev->bus, 29, 22, 0x420);
Michael Barkowski0cefeeb2007-05-11 18:24:51 -050072 if (err < 0)
73 return err;
74
75 /* reset switch ports */
76 for (i = 0; i < 5; i++) {
David Daney76231e02011-09-30 12:17:48 +000077 err = mdiobus_write(phydev->bus, i,
78 MII_BMCR, BMCR_RESET);
Michael Barkowski0cefeeb2007-05-11 18:24:51 -050079 if (err < 0)
80 return err;
81 }
82
83 for (i = 0; i < 5; i++)
David Daney76231e02011-09-30 12:17:48 +000084 err = mdiobus_read(phydev->bus, i, MII_BMCR);
Michael Barkowski0cefeeb2007-05-11 18:24:51 -050085
86 mdelay(2);
87
88 full_reset_performed = 1;
89 }
90
91 if (phydev->addr != 4) {
92 phydev->state = PHY_RUNNING;
93 phydev->speed = SPEED_100;
94 phydev->duplex = DUPLEX_FULL;
95 phydev->link = 1;
96 netif_carrier_on(phydev->attached_dev);
97 }
98
99 return 0;
100}
101
Giuseppe CAVALLARO9c9b1f22011-09-06 20:14:50 +0000102static int ip1xx_reset(struct phy_device *phydev)
Giuseppe CAVALLARO377ecca2010-12-08 23:05:13 +0000103{
David McKayb8e39952012-02-21 21:24:57 +0000104 int bmcr;
Giuseppe CAVALLARO377ecca2010-12-08 23:05:13 +0000105
106 /* Software Reset PHY */
Giuseppe CAVALLARO9c9b1f22011-09-06 20:14:50 +0000107 bmcr = phy_read(phydev, MII_BMCR);
David McKayb8e39952012-02-21 21:24:57 +0000108 if (bmcr < 0)
109 return bmcr;
Giuseppe CAVALLARO9c9b1f22011-09-06 20:14:50 +0000110 bmcr |= BMCR_RESET;
David McKayb8e39952012-02-21 21:24:57 +0000111 bmcr = phy_write(phydev, MII_BMCR, bmcr);
112 if (bmcr < 0)
113 return bmcr;
Giuseppe CAVALLARO377ecca2010-12-08 23:05:13 +0000114
115 do {
Giuseppe CAVALLARO9c9b1f22011-09-06 20:14:50 +0000116 bmcr = phy_read(phydev, MII_BMCR);
David McKayb8e39952012-02-21 21:24:57 +0000117 if (bmcr < 0)
118 return bmcr;
Giuseppe CAVALLARO9c9b1f22011-09-06 20:14:50 +0000119 } while (bmcr & BMCR_RESET);
120
David McKayb8e39952012-02-21 21:24:57 +0000121 return 0;
Giuseppe CAVALLARO9c9b1f22011-09-06 20:14:50 +0000122}
123
124static int ip1001_config_init(struct phy_device *phydev)
125{
126 int c;
127
128 c = ip1xx_reset(phydev);
129 if (c < 0)
130 return c;
131
132 /* Enable Auto Power Saving mode */
133 c = phy_read(phydev, IP1001_SPEC_CTRL_STATUS_2);
David McKayb8e39952012-02-21 21:24:57 +0000134 if (c < 0)
135 return c;
Giuseppe CAVALLARO9c9b1f22011-09-06 20:14:50 +0000136 c |= IP1001_APS_ON;
David McKayb8e39952012-02-21 21:24:57 +0000137 c = phy_write(phydev, IP1001_SPEC_CTRL_STATUS_2, c);
Giuseppe CAVALLARO9c9b1f22011-09-06 20:14:50 +0000138 if (c < 0)
139 return c;
Giuseppe CAVALLARO377ecca2010-12-08 23:05:13 +0000140
Giuseppe CAVALLARO9ec0db72012-06-04 05:51:18 +0000141 /* INTR pin used: speed/link/duplex will cause an interrupt */
142 c = phy_write(phydev, IP101A_G_IRQ_CONF_STATUS, IP101A_G_IRQ_DEFAULT);
143 if (c < 0)
144 return c;
145
Giuseppe CAVALLAROa4886d52011-10-10 21:37:56 +0000146 if (phydev->interface == PHY_INTERFACE_MODE_RGMII) {
147 /* Additional delay (2ns) used to adjust RX clock phase
148 * at RGMII interface */
149 c = phy_read(phydev, IP10XX_SPEC_CTRL_STATUS);
David McKayb8e39952012-02-21 21:24:57 +0000150 if (c < 0)
151 return c;
152
Giuseppe CAVALLAROa4886d52011-10-10 21:37:56 +0000153 c |= IP1001_PHASE_SEL_MASK;
154 c = phy_write(phydev, IP10XX_SPEC_CTRL_STATUS, c);
David McKayb8e39952012-02-21 21:24:57 +0000155 if (c < 0)
156 return c;
Giuseppe CAVALLAROa4886d52011-10-10 21:37:56 +0000157 }
Giuseppe CAVALLARO377ecca2010-12-08 23:05:13 +0000158
David McKayb8e39952012-02-21 21:24:57 +0000159 return 0;
Giuseppe CAVALLARO9c9b1f22011-09-06 20:14:50 +0000160}
161
Giuseppe CAVALLAROe3e09f22012-02-21 21:26:28 +0000162static int ip101a_g_config_init(struct phy_device *phydev)
Giuseppe CAVALLARO9c9b1f22011-09-06 20:14:50 +0000163{
164 int c;
165
166 c = ip1xx_reset(phydev);
167 if (c < 0)
168 return c;
169
170 /* Enable Auto Power Saving mode */
171 c = phy_read(phydev, IP10XX_SPEC_CTRL_STATUS);
Giuseppe CAVALLAROe3e09f22012-02-21 21:26:28 +0000172 c |= IP101A_G_APS_ON;
Srinivas Kandagatlab3300142012-04-02 00:02:09 +0000173
174 return phy_write(phydev, IP10XX_SPEC_CTRL_STATUS, c);
Giuseppe CAVALLARO377ecca2010-12-08 23:05:13 +0000175}
176
Michael Barkowski0cefeeb2007-05-11 18:24:51 -0500177static int ip175c_read_status(struct phy_device *phydev)
178{
179 if (phydev->addr == 4) /* WAN port */
180 genphy_read_status(phydev);
181 else
182 /* Don't need to read status for switch ports */
183 phydev->irq = PHY_IGNORE_INTERRUPT;
184
185 return 0;
186}
187
188static int ip175c_config_aneg(struct phy_device *phydev)
189{
190 if (phydev->addr == 4) /* WAN port */
191 genphy_config_aneg(phydev);
192
193 return 0;
194}
195
Giuseppe CAVALLARO996f7392012-04-17 21:16:40 +0000196static int ip101a_g_ack_interrupt(struct phy_device *phydev)
197{
198 int err = phy_read(phydev, IP101A_G_IRQ_CONF_STATUS);
199 if (err < 0)
200 return err;
201
202 return 0;
203}
204
Michael Barkowski0cefeeb2007-05-11 18:24:51 -0500205static struct phy_driver ip175c_driver = {
206 .phy_id = 0x02430d80,
207 .name = "ICPlus IP175C",
208 .phy_id_mask = 0x0ffffff0,
209 .features = PHY_BASIC_FEATURES,
210 .config_init = &ip175c_config_init,
211 .config_aneg = &ip175c_config_aneg,
212 .read_status = &ip175c_read_status,
Giuseppe Cavallarodab10862010-07-20 13:24:25 -0700213 .suspend = genphy_suspend,
214 .resume = genphy_resume,
Michael Barkowski0cefeeb2007-05-11 18:24:51 -0500215 .driver = { .owner = THIS_MODULE,},
216};
217
Giuseppe CAVALLARO377ecca2010-12-08 23:05:13 +0000218static struct phy_driver ip1001_driver = {
219 .phy_id = 0x02430d90,
220 .name = "ICPlus IP1001",
221 .phy_id_mask = 0x0ffffff0,
222 .features = PHY_GBIT_FEATURES | SUPPORTED_Pause |
223 SUPPORTED_Asym_Pause,
224 .config_init = &ip1001_config_init,
225 .config_aneg = &genphy_config_aneg,
226 .read_status = &genphy_read_status,
227 .suspend = genphy_suspend,
228 .resume = genphy_resume,
229 .driver = { .owner = THIS_MODULE,},
230};
231
Giuseppe CAVALLAROe3e09f22012-02-21 21:26:28 +0000232static struct phy_driver ip101a_g_driver = {
Giuseppe CAVALLARO9c9b1f22011-09-06 20:14:50 +0000233 .phy_id = 0x02430c54,
Giuseppe CAVALLAROe3e09f22012-02-21 21:26:28 +0000234 .name = "ICPlus IP101A/G",
Giuseppe CAVALLARO9c9b1f22011-09-06 20:14:50 +0000235 .phy_id_mask = 0x0ffffff0,
236 .features = PHY_BASIC_FEATURES | SUPPORTED_Pause |
237 SUPPORTED_Asym_Pause,
Giuseppe CAVALLAROe3e09f22012-02-21 21:26:28 +0000238 .flags = PHY_HAS_INTERRUPT,
Giuseppe CAVALLARO996f7392012-04-17 21:16:40 +0000239 .ack_interrupt = ip101a_g_ack_interrupt,
Giuseppe CAVALLAROe3e09f22012-02-21 21:26:28 +0000240 .config_init = &ip101a_g_config_init,
Giuseppe CAVALLARO9c9b1f22011-09-06 20:14:50 +0000241 .config_aneg = &genphy_config_aneg,
242 .read_status = &genphy_read_status,
243 .suspend = genphy_suspend,
244 .resume = genphy_resume,
245 .driver = { .owner = THIS_MODULE,},
246};
247
Giuseppe CAVALLARO377ecca2010-12-08 23:05:13 +0000248static int __init icplus_init(void)
Michael Barkowski0cefeeb2007-05-11 18:24:51 -0500249{
Giuseppe CAVALLARO377ecca2010-12-08 23:05:13 +0000250 int ret = 0;
251
252 ret = phy_driver_register(&ip1001_driver);
253 if (ret < 0)
254 return -ENODEV;
255
Giuseppe CAVALLAROe3e09f22012-02-21 21:26:28 +0000256 ret = phy_driver_register(&ip101a_g_driver);
Giuseppe CAVALLARO9c9b1f22011-09-06 20:14:50 +0000257 if (ret < 0)
258 return -ENODEV;
259
Michael Barkowski0cefeeb2007-05-11 18:24:51 -0500260 return phy_driver_register(&ip175c_driver);
261}
262
Giuseppe CAVALLARO377ecca2010-12-08 23:05:13 +0000263static void __exit icplus_exit(void)
Michael Barkowski0cefeeb2007-05-11 18:24:51 -0500264{
Giuseppe CAVALLARO377ecca2010-12-08 23:05:13 +0000265 phy_driver_unregister(&ip1001_driver);
Giuseppe CAVALLAROe3e09f22012-02-21 21:26:28 +0000266 phy_driver_unregister(&ip101a_g_driver);
Michael Barkowski0cefeeb2007-05-11 18:24:51 -0500267 phy_driver_unregister(&ip175c_driver);
268}
269
Giuseppe CAVALLARO377ecca2010-12-08 23:05:13 +0000270module_init(icplus_init);
271module_exit(icplus_exit);
David Woodhouse4e4f10f2010-04-02 01:05:56 +0000272
Uwe Kleine-Königcf93c942010-10-03 23:43:32 +0000273static struct mdio_device_id __maybe_unused icplus_tbl[] = {
David Woodhouse4e4f10f2010-04-02 01:05:56 +0000274 { 0x02430d80, 0x0ffffff0 },
Giuseppe CAVALLARO377ecca2010-12-08 23:05:13 +0000275 { 0x02430d90, 0x0ffffff0 },
Giuseppe CAVALLAROe3e09f22012-02-21 21:26:28 +0000276 { 0x02430c54, 0x0ffffff0 },
David Woodhouse4e4f10f2010-04-02 01:05:56 +0000277 { }
278};
279
280MODULE_DEVICE_TABLE(mdio, icplus_tbl);