blob: 41f5d386f21f31c1ac02cc091d9e318097a3e211 [file] [log] [blame]
Javier Martinez Canillas947fd0a2012-12-19 14:33:08 +01001/*
Enric Balletbo i Serra9aa36df2013-11-26 15:03:37 -08002 * Common device tree for IGEP boards based on AM/DM37x
Javier Martinez Canillas947fd0a2012-12-19 14:33:08 +01003 *
Javier Martinez Canillas56a31e52015-10-14 12:00:30 +02004 * Copyright (C) 2012 Javier Martinez Canillas <javier@osg.samsung.com>
Javier Martinez Canillas947fd0a2012-12-19 14:33:08 +01005 * Copyright (C) 2012 Enric Balletbo i Serra <eballetbo@gmail.com>
6 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License version 2 as
9 * published by the Free Software Foundation.
10 */
11/dts-v1/;
12
Enric Balletbo i Serra9aa36df2013-11-26 15:03:37 -080013#include "omap36xx.dtsi"
Javier Martinez Canillas947fd0a2012-12-19 14:33:08 +010014
15/ {
16 memory {
17 device_type = "memory";
18 reg = <0x80000000 0x20000000>; /* 512 MB */
19 };
20
Enric Balletbo i Serra8d289cc2016-01-16 11:51:10 +010021 chosen {
22 stdout-path = &uart3;
23 };
24
Javier Martinez Canillas947fd0a2012-12-19 14:33:08 +010025 sound {
26 compatible = "ti,omap-twl4030";
27 ti,model = "igep2";
28 ti,mcbsp = <&mcbsp2>;
Javier Martinez Canillas947fd0a2012-12-19 14:33:08 +010029 };
Enric Balletbo i Serra0e9fd772013-11-26 15:03:37 -080030
31 vdd33: regulator-vdd33 {
32 compatible = "regulator-fixed";
33 regulator-name = "vdd33";
34 regulator-always-on;
35 };
36
Javier Martinez Canillas947fd0a2012-12-19 14:33:08 +010037};
38
39&omap3_pmx_core {
Matthias Bruggerbc0b8b72012-12-12 16:33:42 +010040 uart1_pins: pinmux_uart1_pins {
41 pinctrl-single,pins = <
Laurent Pinchartbe146412015-10-13 20:31:47 +030042 OMAP3_CORE1_IOPAD(0x2182, PIN_INPUT | MUX_MODE0) /* uart1_rx.uart1_rx */
43 OMAP3_CORE1_IOPAD(0x217c, PIN_OUTPUT | MUX_MODE0) /* uart1_tx.uart1_tx */
Matthias Bruggerbc0b8b72012-12-12 16:33:42 +010044 >;
45 };
46
Javier Martinez Canillas947fd0a2012-12-19 14:33:08 +010047 uart3_pins: pinmux_uart3_pins {
48 pinctrl-single,pins = <
Laurent Pinchartbe146412015-10-13 20:31:47 +030049 OMAP3_CORE1_IOPAD(0x219e, PIN_INPUT | MUX_MODE0) /* uart3_rx.uart3_rx */
50 OMAP3_CORE1_IOPAD(0x21a0, PIN_OUTPUT | MUX_MODE0) /* uart3_tx.uart3_tx */
Javier Martinez Canillas947fd0a2012-12-19 14:33:08 +010051 >;
52 };
53
Enric Balletbo i Serra65399f02013-09-10 17:35:23 +020054 mcbsp2_pins: pinmux_mcbsp2_pins {
55 pinctrl-single,pins = <
Laurent Pinchartbe146412015-10-13 20:31:47 +030056 OMAP3_CORE1_IOPAD(0x213c, PIN_INPUT | MUX_MODE0) /* mcbsp2_fsx.mcbsp2_fsx */
57 OMAP3_CORE1_IOPAD(0x213e, PIN_INPUT | MUX_MODE0) /* mcbsp2_clkx.mcbsp2_clkx */
58 OMAP3_CORE1_IOPAD(0x2140, PIN_INPUT | MUX_MODE0) /* mcbsp2_dr.mcbsp2.dr */
59 OMAP3_CORE1_IOPAD(0x2142, PIN_OUTPUT | MUX_MODE0) /* mcbsp2_dx.mcbsp2_dx */
Enric Balletbo i Serra65399f02013-09-10 17:35:23 +020060 >;
61 };
62
Javier Martinez Canillas947fd0a2012-12-19 14:33:08 +010063 mmc1_pins: pinmux_mmc1_pins {
64 pinctrl-single,pins = <
Laurent Pinchartbe146412015-10-13 20:31:47 +030065 OMAP3_CORE1_IOPAD(0x2144, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_clk.sdmmc1_clk */
66 OMAP3_CORE1_IOPAD(0x2146, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_cmd.sdmmc1_cmd */
67 OMAP3_CORE1_IOPAD(0x2148, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_dat0.sdmmc1_dat0 */
68 OMAP3_CORE1_IOPAD(0x214a, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_dat1.sdmmc1_dat1 */
69 OMAP3_CORE1_IOPAD(0x214c, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_dat2.sdmmc1_dat2 */
70 OMAP3_CORE1_IOPAD(0x214e, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_dat3.sdmmc1_dat3 */
Javier Martinez Canillas947fd0a2012-12-19 14:33:08 +010071 >;
72 };
Javier Martinez Canillasd72b4412013-04-17 18:32:09 +020073
Enric Balletbo i Serra0e9fd772013-11-26 15:03:37 -080074 mmc2_pins: pinmux_mmc2_pins {
75 pinctrl-single,pins = <
Laurent Pinchartbe146412015-10-13 20:31:47 +030076 OMAP3_CORE1_IOPAD(0x2158, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_clk.sdmmc2_clk */
77 OMAP3_CORE1_IOPAD(0x215a, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_cmd.sdmmc2_cmd */
78 OMAP3_CORE1_IOPAD(0x215c, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_dat0.sdmmc2_dat0 */
79 OMAP3_CORE1_IOPAD(0x215e, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_dat1.sdmmc2_dat1 */
80 OMAP3_CORE1_IOPAD(0x2160, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_dat2.sdmmc2_dat2 */
81 OMAP3_CORE1_IOPAD(0x2162, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_dat3.sdmmc2_dat3 */
Enric Balletbo i Serra0e9fd772013-11-26 15:03:37 -080082 >;
83 };
84
Javier Martinez Canillasd526dae2013-11-26 15:03:37 -080085 i2c1_pins: pinmux_i2c1_pins {
86 pinctrl-single,pins = <
Laurent Pinchartbe146412015-10-13 20:31:47 +030087 OMAP3_CORE1_IOPAD(0x21ba, PIN_INPUT | MUX_MODE0) /* i2c1_scl.i2c1_scl */
88 OMAP3_CORE1_IOPAD(0x21bc, PIN_INPUT | MUX_MODE0) /* i2c1_sda.i2c1_sda */
Javier Martinez Canillasd526dae2013-11-26 15:03:37 -080089 >;
90 };
91
Javier Martinez Canillasd526dae2013-11-26 15:03:37 -080092 i2c3_pins: pinmux_i2c3_pins {
93 pinctrl-single,pins = <
Laurent Pinchartbe146412015-10-13 20:31:47 +030094 OMAP3_CORE1_IOPAD(0x21c2, PIN_INPUT | MUX_MODE0) /* i2c3_scl.i2c3_scl */
95 OMAP3_CORE1_IOPAD(0x21c4, PIN_INPUT | MUX_MODE0) /* i2c3_sda.i2c3_sda */
Javier Martinez Canillasd526dae2013-11-26 15:03:37 -080096 >;
97 };
Javier Martinez Canillas947fd0a2012-12-19 14:33:08 +010098};
99
Enric Balletbo i Serrae170db32014-11-06 13:01:42 +0100100&gpmc {
101 nand@0,0 {
Roger Quadros44e47162016-02-23 18:37:25 +0200102 compatible = "ti,omap2-nand";
103 reg = <0 0 4>; /* CS0, offset 0, IO size 4 */
104 interrupt-parent = <&gpmc>;
105 interrupts = <0 IRQ_TYPE_NONE>, /* fifoevent */
106 <1 IRQ_TYPE_NONE>; /* termcount */
Enric Balletbo i Serrae170db32014-11-06 13:01:42 +0100107 linux,mtd-name= "micron,mt29c4g96maz";
Enric Balletbo i Serrae170db32014-11-06 13:01:42 +0100108 nand-bus-width = <16>;
109 gpmc,device-width = <2>;
110 ti,nand-ecc-opt = "bch8";
111
112 gpmc,sync-clk-ps = <0>;
113 gpmc,cs-on-ns = <0>;
114 gpmc,cs-rd-off-ns = <44>;
115 gpmc,cs-wr-off-ns = <44>;
116 gpmc,adv-on-ns = <6>;
117 gpmc,adv-rd-off-ns = <34>;
118 gpmc,adv-wr-off-ns = <44>;
119 gpmc,we-off-ns = <40>;
120 gpmc,oe-off-ns = <54>;
121 gpmc,access-ns = <64>;
122 gpmc,rd-cycle-ns = <82>;
123 gpmc,wr-cycle-ns = <82>;
124 gpmc,wr-access-ns = <40>;
125 gpmc,wr-data-mux-bus-ns = <0>;
126
127 #address-cells = <1>;
128 #size-cells = <1>;
129
130 partition@0 {
131 label = "SPL";
132 reg = <0 0x100000>;
133 };
134 partition@80000 {
135 label = "U-Boot";
136 reg = <0x100000 0x180000>;
137 };
138 partition@1c0000 {
139 label = "Environment";
140 reg = <0x280000 0x100000>;
141 };
142 partition@280000 {
143 label = "Kernel";
144 reg = <0x380000 0x300000>;
145 };
146 partition@780000 {
147 label = "Filesystem";
148 reg = <0x680000 0x1f980000>;
149 };
150 };
151};
152
Javier Martinez Canillas947fd0a2012-12-19 14:33:08 +0100153&i2c1 {
Javier Martinez Canillasd526dae2013-11-26 15:03:37 -0800154 pinctrl-names = "default";
155 pinctrl-0 = <&i2c1_pins>;
Javier Martinez Canillas947fd0a2012-12-19 14:33:08 +0100156 clock-frequency = <2600000>;
157
158 twl: twl@48 {
159 reg = <0x48>;
160 interrupts = <7>; /* SYS_NIRQ cascaded to intc */
161 interrupt-parent = <&intc>;
162
163 twl_audio: audio {
164 compatible = "ti,twl4030-audio";
165 codec {
Laurent Pinchart272c7892015-10-12 23:46:39 +0300166 };
Javier Martinez Canillas947fd0a2012-12-19 14:33:08 +0100167 };
168 };
169};
170
Florian Vaussard98ef79572013-05-31 14:32:55 +0200171#include "twl4030.dtsi"
Kevin Hilmanf9688452013-05-31 14:09:34 -0700172#include "twl4030_omap3.dtsi"
Javier Martinez Canillas947fd0a2012-12-19 14:33:08 +0100173
Javier Martinez Canillasd526dae2013-11-26 15:03:37 -0800174&i2c3 {
175 pinctrl-names = "default";
176 pinctrl-0 = <&i2c3_pins>;
177};
178
Enric Balletbo i Serra65399f02013-09-10 17:35:23 +0200179&mcbsp2 {
180 pinctrl-names = "default";
181 pinctrl-0 = <&mcbsp2_pins>;
Peter Ujfalusi726322c2014-01-24 10:19:05 +0200182 status = "okay";
Enric Balletbo i Serra65399f02013-09-10 17:35:23 +0200183};
184
Javier Martinez Canillas947fd0a2012-12-19 14:33:08 +0100185&mmc1 {
Laurent Pinchart272c7892015-10-12 23:46:39 +0300186 pinctrl-names = "default";
187 pinctrl-0 = <&mmc1_pins>;
188 vmmc-supply = <&vmmc1>;
189 vmmc_aux-supply = <&vsim>;
190 bus-width = <4>;
Javier Martinez Canillas947fd0a2012-12-19 14:33:08 +0100191};
192
Javier Martinez Canillas947fd0a2012-12-19 14:33:08 +0100193&mmc3 {
194 status = "disabled";
195};
196
Matthias Bruggerbc0b8b72012-12-12 16:33:42 +0100197&uart1 {
Laurent Pinchart272c7892015-10-12 23:46:39 +0300198 pinctrl-names = "default";
199 pinctrl-0 = <&uart1_pins>;
Matthias Bruggerbc0b8b72012-12-12 16:33:42 +0100200};
201
Javier Martinez Canillas947fd0a2012-12-19 14:33:08 +0100202&uart3 {
Laurent Pinchart272c7892015-10-12 23:46:39 +0300203 pinctrl-names = "default";
204 pinctrl-0 = <&uart3_pins>;
Javier Martinez Canillas947fd0a2012-12-19 14:33:08 +0100205};
206
207&twl_gpio {
208 ti,use-leds;
209};
Javier Martinez Canillasaa496bd2013-10-07 17:12:23 +0200210
211&usb_otg_hs {
212 interface-type = <0>;
213 usb-phy = <&usb2_phy>;
214 phys = <&usb2_phy>;
215 phy-names = "usb2-phy";
216 mode = <3>;
217 power = <50>;
218};