blob: 5a68fdae77305f31e3710e77c39d6f9a4114f72a [file] [log] [blame]
Christian Lamparter32ddf072008-08-08 21:17:37 +02001#ifndef P54COMMON_H
2#define P54COMMON_H
Michael Wueff1a592007-09-25 18:11:01 -07003
4/*
5 * Common code specific definitions for mac80211 Prism54 drivers
6 *
7 * Copyright (c) 2006, Michael Wu <flamingice@sourmilk.net>
8 * Copyright (c) 2007, Christian Lamparter <chunkeey@web.de>
9 *
Christian Lamparter0fdd7c52008-10-15 03:55:37 +020010 * Based on:
11 * - the islsm (softmac prism54) driver, which is:
12 * Copyright 2004-2006 Jean-Baptiste Note <jbnote@gmail.com>, et al.
13 *
14 * - LMAC API interface header file for STLC4560 (lmac_longbow.h)
15 * Copyright (C) 2007 Conexant Systems, Inc.
Michael Wueff1a592007-09-25 18:11:01 -070016 *
17 * This program is free software; you can redistribute it and/or modify
18 * it under the terms of the GNU General Public License version 2 as
19 * published by the Free Software Foundation.
20 */
21
22struct bootrec {
23 __le32 code;
24 __le32 len;
Larry Finger1f1c0e32008-09-25 14:54:28 -050025 u32 data[10];
Michael Wueff1a592007-09-25 18:11:01 -070026} __attribute__((packed));
27
Christian Lamparter9e7f3f82008-10-18 23:18:01 +020028#define PDR_SYNTH_FRONTEND_MASK 0x0007
29#define PDR_SYNTH_IQ_CAL_MASK 0x0018
30#define PDR_SYNTH_IQ_CAL_PA_DETECTOR 0x0000
31#define PDR_SYNTH_IQ_CAL_DISABLED 0x0008
32#define PDR_SYNTH_IQ_CAL_ZIF 0x0010
33#define PDR_SYNTH_FAA_SWITCH_MASK 0x0020
34#define PDR_SYNTH_FAA_SWITCH_ENABLED 0x0001
35#define PDR_SYNTH_24_GHZ_MASK 0x0040
36#define PDR_SYNTH_24_GHZ_DISABLED 0x0040
37#define PDR_SYNTH_5_GHZ_MASK 0x0080
38#define PDR_SYNTH_5_GHZ_DISABLED 0x0080
39#define PDR_SYNTH_RX_DIV_MASK 0x0100
40#define PDR_SYNTH_RX_DIV_SUPPORTED 0x0100
41#define PDR_SYNTH_TX_DIV_MASK 0x0200
42#define PDR_SYNTH_TX_DIV_SUPPORTED 0x0200
43
Michael Wueff1a592007-09-25 18:11:01 -070044struct bootrec_exp_if {
45 __le16 role;
46 __le16 if_id;
47 __le16 variant;
48 __le16 btm_compat;
49 __le16 top_compat;
50} __attribute__((packed));
51
John W. Linville27df6052008-10-22 16:41:55 -040052#define BR_DESC_PRIV_CAP_WEP BIT(0)
53#define BR_DESC_PRIV_CAP_TKIP BIT(1)
54#define BR_DESC_PRIV_CAP_MICHAEL BIT(2)
55#define BR_DESC_PRIV_CAP_CCX_CP BIT(3)
56#define BR_DESC_PRIV_CAP_CCX_MIC BIT(4)
57#define BR_DESC_PRIV_CAP_AESCCMP BIT(5)
58
Christian Lamparter4e416a62008-09-01 22:48:41 +020059struct bootrec_desc {
60 __le16 modes;
61 __le16 flags;
62 __le32 rx_start;
63 __le32 rx_end;
64 u8 headroom;
65 u8 tailroom;
John W. Linville27df6052008-10-22 16:41:55 -040066 u8 tx_queues;
67 u8 tx_depth;
68 u8 privacy_caps;
69 u8 rx_keycache_size;
70 u8 time_size;
71 u8 padding;
Christian Lamparter4e416a62008-09-01 22:48:41 +020072 u8 rates[16];
Larry Finger2e20cc32008-10-09 17:38:52 -070073 u8 padding2[4];
74 __le16 rx_mtu;
Christian Lamparter4e416a62008-09-01 22:48:41 +020075} __attribute__((packed));
76
Michael Wueff1a592007-09-25 18:11:01 -070077#define BR_CODE_MIN 0x80000000
78#define BR_CODE_COMPONENT_ID 0x80000001
79#define BR_CODE_COMPONENT_VERSION 0x80000002
80#define BR_CODE_DEPENDENT_IF 0x80000003
81#define BR_CODE_EXPOSED_IF 0x80000004
82#define BR_CODE_DESCR 0x80000101
83#define BR_CODE_MAX 0x8FFFFFFF
84#define BR_CODE_END_OF_BRA 0xFF0000FF
85#define LEGACY_BR_CODE_END_OF_BRA 0xFFFFFFFF
86
John W. Linville27df6052008-10-22 16:41:55 -040087#define P54_HDR_FLAG_CONTROL BIT(15)
88#define P54_HDR_FLAG_CONTROL_OPSET (BIT(15) + BIT(0))
89
90#define P54_HDR_FLAG_DATA_ALIGN BIT(14)
91#define P54_HDR_FLAG_DATA_OUT_PROMISC BIT(0)
92#define P54_HDR_FLAG_DATA_OUT_TIMESTAMP BIT(1)
93#define P54_HDR_FLAG_DATA_OUT_SEQNR BIT(2)
94#define P54_HDR_FLAG_DATA_OUT_BIT3 BIT(3)
95#define P54_HDR_FLAG_DATA_OUT_BURST BIT(4)
96#define P54_HDR_FLAG_DATA_OUT_NOCANCEL BIT(5)
97#define P54_HDR_FLAG_DATA_OUT_CLEARTIM BIT(6)
98#define P54_HDR_FLAG_DATA_OUT_HITCHHIKE BIT(7)
99#define P54_HDR_FLAG_DATA_OUT_COMPRESS BIT(8)
100#define P54_HDR_FLAG_DATA_OUT_CONCAT BIT(9)
101#define P54_HDR_FLAG_DATA_OUT_PCS_ACCEPT BIT(10)
102#define P54_HDR_FLAG_DATA_OUT_WAITEOSP BIT(11)
103
104#define P54_HDR_FLAG_DATA_IN_FCS_GOOD BIT(0)
105#define P54_HDR_FLAG_DATA_IN_MATCH_MAC BIT(1)
106#define P54_HDR_FLAG_DATA_IN_MCBC BIT(2)
107#define P54_HDR_FLAG_DATA_IN_BEACON BIT(3)
108#define P54_HDR_FLAG_DATA_IN_MATCH_BSS BIT(4)
109#define P54_HDR_FLAG_DATA_IN_BCAST_BSS BIT(5)
110#define P54_HDR_FLAG_DATA_IN_DATA BIT(6)
111#define P54_HDR_FLAG_DATA_IN_TRUNCATED BIT(7)
112#define P54_HDR_FLAG_DATA_IN_BIT8 BIT(8)
113#define P54_HDR_FLAG_DATA_IN_TRANSPARENT BIT(9)
114
Michael Wueff1a592007-09-25 18:11:01 -0700115/* PDA defines are Copyright (C) 2005 Nokia Corporation (taken from islsm_pda.h) */
116
117struct pda_entry {
118 __le16 len; /* includes both code and data */
119 __le16 code;
120 u8 data[0];
121} __attribute__ ((packed));
122
123struct eeprom_pda_wrap {
Johannes Berg8c282932008-02-29 13:56:33 +0100124 __le32 magic;
125 __le16 pad;
126 __le16 len;
127 __le32 arm_opcode;
Michael Wueff1a592007-09-25 18:11:01 -0700128 u8 data[0];
129} __attribute__ ((packed));
130
131struct pda_iq_autocal_entry {
132 __le16 freq;
133 __le16 iq_param[4];
134} __attribute__ ((packed));
135
136struct pda_channel_output_limit {
137 __le16 freq;
138 u8 val_bpsk;
139 u8 val_qpsk;
140 u8 val_16qam;
141 u8 val_64qam;
142 u8 rate_set_mask;
143 u8 rate_set_size;
144} __attribute__ ((packed));
145
146struct pda_pa_curve_data_sample_rev0 {
147 u8 rf_power;
148 u8 pa_detector;
149 u8 pcv;
150} __attribute__ ((packed));
151
152struct pda_pa_curve_data_sample_rev1 {
153 u8 rf_power;
154 u8 pa_detector;
155 u8 data_barker;
156 u8 data_bpsk;
157 u8 data_qpsk;
158 u8 data_16qam;
159 u8 data_64qam;
Christian Lamparter154e3af2008-08-23 22:15:25 +0200160} __attribute__ ((packed));
161
162struct p54_pa_curve_data_sample {
163 u8 rf_power;
164 u8 pa_detector;
165 u8 data_barker;
166 u8 data_bpsk;
167 u8 data_qpsk;
168 u8 data_16qam;
169 u8 data_64qam;
Michael Wueff1a592007-09-25 18:11:01 -0700170 u8 padding;
171} __attribute__ ((packed));
172
173struct pda_pa_curve_data {
174 u8 cal_method_rev;
175 u8 channels;
176 u8 points_per_channel;
177 u8 padding;
178 u8 data[0];
179} __attribute__ ((packed));
180
181/*
182 * this defines the PDR codes used to build PDAs as defined in document
183 * number 553155. The current implementation mirrors version 1.1 of the
184 * document and lists only PDRs supported by the ARM platform.
185 */
186
187/* common and choice range (0x0000 - 0x0fff) */
188#define PDR_END 0x0000
189#define PDR_MANUFACTURING_PART_NUMBER 0x0001
190#define PDR_PDA_VERSION 0x0002
191#define PDR_NIC_SERIAL_NUMBER 0x0003
192
193#define PDR_MAC_ADDRESS 0x0101
194#define PDR_REGULATORY_DOMAIN_LIST 0x0103
195#define PDR_TEMPERATURE_TYPE 0x0107
196
197#define PDR_PRISM_PCI_IDENTIFIER 0x0402
198
199/* ARM range (0x1000 - 0x1fff) */
200#define PDR_COUNTRY_INFORMATION 0x1000
201#define PDR_INTERFACE_LIST 0x1001
202#define PDR_HARDWARE_PLATFORM_COMPONENT_ID 0x1002
203#define PDR_OEM_NAME 0x1003
204#define PDR_PRODUCT_NAME 0x1004
205#define PDR_UTF8_OEM_NAME 0x1005
206#define PDR_UTF8_PRODUCT_NAME 0x1006
207#define PDR_COUNTRY_LIST 0x1007
208#define PDR_DEFAULT_COUNTRY 0x1008
209
210#define PDR_ANTENNA_GAIN 0x1100
211
212#define PDR_PRISM_INDIGO_PA_CALIBRATION_DATA 0x1901
213#define PDR_RSSI_LINEAR_APPROXIMATION 0x1902
214#define PDR_PRISM_PA_CAL_OUTPUT_POWER_LIMITS 0x1903
215#define PDR_PRISM_PA_CAL_CURVE_DATA 0x1904
216#define PDR_RSSI_LINEAR_APPROXIMATION_DUAL_BAND 0x1905
217#define PDR_PRISM_ZIF_TX_IQ_CALIBRATION 0x1906
218#define PDR_REGULATORY_POWER_LIMITS 0x1907
219#define PDR_RSSI_LINEAR_APPROXIMATION_EXTENDED 0x1908
220#define PDR_RADIATED_TRANSMISSION_CORRECTION 0x1909
221#define PDR_PRISM_TX_IQ_CALIBRATION 0x190a
222
223/* reserved range (0x2000 - 0x7fff) */
224
225/* customer range (0x8000 - 0xffff) */
226#define PDR_BASEBAND_REGISTERS 0x8000
227#define PDR_PER_CHANNEL_BASEBAND_REGISTERS 0x8001
228
Christian Lamparter9e7f3f82008-10-18 23:18:01 +0200229/* PDR definitions for default country & country list */
230#define PDR_COUNTRY_CERT_CODE 0x80
231#define PDR_COUNTRY_CERT_CODE_REAL 0x00
232#define PDR_COUNTRY_CERT_CODE_PSEUDO 0x80
233#define PDR_COUNTRY_CERT_BAND 0x40
234#define PDR_COUNTRY_CERT_BAND_2GHZ 0x00
235#define PDR_COUNTRY_CERT_BAND_5GHZ 0x40
236#define PDR_COUNTRY_CERT_IODOOR 0x30
237#define PDR_COUNTRY_CERT_IODOOR_BOTH 0x00
238#define PDR_COUNTRY_CERT_IODOOR_INDOOR 0x20
239#define PDR_COUNTRY_CERT_IODOOR_OUTDOOR 0x30
240#define PDR_COUNTRY_CERT_INDEX 0x0F
241
Michael Wueff1a592007-09-25 18:11:01 -0700242/* stored in skb->cb */
243struct memrecord {
244 u32 start_addr;
245 u32 end_addr;
Michael Wueff1a592007-09-25 18:11:01 -0700246};
247
248struct p54_eeprom_lm86 {
Christian Lamparter64c354d2008-11-29 22:35:43 +0100249 union {
250 struct {
251 __le16 offset;
252 __le16 len;
253 u8 data[0];
254 } v1;
255 struct {
256 __le32 offset;
257 __le16 len;
258 u8 magic2;
259 u8 pad;
260 u8 magic[4];
261 u8 data[0];
262 } v2;
263 } __attribute__ ((packed));
Michael Wueff1a592007-09-25 18:11:01 -0700264} __attribute__ ((packed));
265
John W. Linville27df6052008-10-22 16:41:55 -0400266enum p54_rx_decrypt_status {
267 P54_DECRYPT_NONE = 0,
268 P54_DECRYPT_OK,
269 P54_DECRYPT_NOKEY,
270 P54_DECRYPT_NOMICHAEL,
271 P54_DECRYPT_NOCKIPMIC,
272 P54_DECRYPT_FAIL_WEP,
273 P54_DECRYPT_FAIL_TKIP,
Christian Lamparterffed7852008-11-14 19:41:22 +0100274 P54_DECRYPT_FAIL_MICHAEL,
John W. Linville27df6052008-10-22 16:41:55 -0400275 P54_DECRYPT_FAIL_CKIPKP,
276 P54_DECRYPT_FAIL_CKIPMIC,
277 P54_DECRYPT_FAIL_AESCCMP
278};
279
280struct p54_rx_data {
281 __le16 flags;
Michael Wueff1a592007-09-25 18:11:01 -0700282 __le16 len;
283 __le16 freq;
284 u8 antenna;
285 u8 rate;
286 u8 rssi;
287 u8 quality;
John W. Linville27df6052008-10-22 16:41:55 -0400288 u8 decrypt_status;
289 u8 rssi_raw;
Christian Lampartera0db6632008-09-06 02:56:04 +0200290 __le32 tsf32;
291 __le32 unalloc0;
Christian Lamparter19c19d52008-09-03 22:25:25 +0200292 u8 align[0];
Michael Wueff1a592007-09-25 18:11:01 -0700293} __attribute__ ((packed));
294
John W. Linville27df6052008-10-22 16:41:55 -0400295enum p54_trap_type {
296 P54_TRAP_SCAN = 0,
297 P54_TRAP_TIMER,
298 P54_TRAP_BEACON_TX,
299 P54_TRAP_FAA_RADIO_ON,
300 P54_TRAP_FAA_RADIO_OFF,
301 P54_TRAP_RADAR,
302 P54_TRAP_NO_BEACON,
303 P54_TRAP_TBTT,
304 P54_TRAP_SCO_ENTER,
305 P54_TRAP_SCO_EXIT
306};
307
308struct p54_trap {
309 __le16 event;
310 __le16 frequency;
Michael Wueff1a592007-09-25 18:11:01 -0700311} __attribute__ ((packed));
312
John W. Linville27df6052008-10-22 16:41:55 -0400313enum p54_frame_sent_status {
314 P54_TX_OK = 0,
315 P54_TX_FAILED,
316 P54_TX_PSM,
Christian Lamparterc772a082008-11-29 22:33:57 +0100317 P54_TX_PSM_CANCELLED = 4
John W. Linville27df6052008-10-22 16:41:55 -0400318};
319
320struct p54_frame_sent {
321 u8 status;
322 u8 tries;
323 u8 ack_rssi;
324 u8 quality;
325 __le16 seq;
326 u8 antenna;
327 u8 padding;
328} __attribute__ ((packed));
329
330enum p54_tx_data_crypt {
331 P54_CRYPTO_NONE = 0,
332 P54_CRYPTO_WEP,
333 P54_CRYPTO_TKIP,
334 P54_CRYPTO_TKIPMICHAEL,
335 P54_CRYPTO_CCX_WEPMIC,
336 P54_CRYPTO_CCX_KPMIC,
337 P54_CRYPTO_CCX_KP,
338 P54_CRYPTO_AESCCMP
339};
340
341struct p54_tx_data {
Michael Wueff1a592007-09-25 18:11:01 -0700342 u8 rateset[8];
John W. Linville27df6052008-10-22 16:41:55 -0400343 u8 rts_rate_idx;
344 u8 crypt_offset;
Christian Lamparteraaa15532008-08-09 19:20:47 -0500345 u8 key_type;
346 u8 key_len;
347 u8 key[16];
348 u8 hw_queue;
John W. Linville27df6052008-10-22 16:41:55 -0400349 u8 backlog;
350 __le16 durations[4];
Christian Lamparteraaa15532008-08-09 19:20:47 -0500351 u8 tx_antenna;
Michael Wueff1a592007-09-25 18:11:01 -0700352 u8 output_power;
Christian Lamparteraaa15532008-08-09 19:20:47 -0500353 u8 cts_rate;
354 u8 unalloc2[3];
Michael Wueff1a592007-09-25 18:11:01 -0700355 u8 align[0];
356} __attribute__ ((packed));
357
John W. Linville27df6052008-10-22 16:41:55 -0400358#define P54_FILTER_TYPE_NONE 0
359#define P54_FILTER_TYPE_STATION BIT(0)
360#define P54_FILTER_TYPE_IBSS BIT(1)
361#define P54_FILTER_TYPE_AP BIT(2)
362#define P54_FILTER_TYPE_TRANSPARENT BIT(3)
363#define P54_FILTER_TYPE_PROMISCUOUS BIT(4)
364#define P54_FILTER_TYPE_HIBERNATE BIT(5)
365#define P54_FILTER_TYPE_NOACK BIT(6)
366#define P54_FILTER_TYPE_RX_DISABLED BIT(7)
367
Christian Lamparter5e734442008-10-15 04:07:56 +0200368struct p54_setup_mac {
369 __le16 mac_mode;
Christian Lampartere0a58ea2008-09-03 22:25:20 +0200370 u8 mac_addr[ETH_ALEN];
371 u8 bssid[ETH_ALEN];
372 u8 rx_antenna;
373 u8 rx_align;
Christian Lamparter19c19d52008-09-03 22:25:25 +0200374 union {
375 struct {
376 __le32 basic_rate_mask;
377 u8 rts_rates[8];
378 __le32 rx_addr;
379 __le16 max_rx;
380 __le16 rxhw;
381 __le16 wakeup_timer;
382 __le16 unalloc0;
383 } v1 __attribute__ ((packed));
384 struct {
385 __le32 rx_addr;
386 __le16 max_rx;
387 __le16 rxhw;
388 __le16 timer;
Christian Lamparter5e734442008-10-15 04:07:56 +0200389 __le16 truncate;
390 __le32 basic_rate_mask;
391 u8 sbss_offset;
392 u8 mcast_window;
393 u8 rx_rssi_threshold;
394 u8 rx_ed_threshold;
395 __le32 ref_clock;
396 __le16 lpf_bandwidth;
397 __le16 osc_start_delay;
Christian Lamparter19c19d52008-09-03 22:25:25 +0200398 } v2 __attribute__ ((packed));
399 } __attribute__ ((packed));
Michael Wueff1a592007-09-25 18:11:01 -0700400} __attribute__ ((packed));
401
John W. Linville27df6052008-10-22 16:41:55 -0400402#define P54_SETUP_V1_LEN 40
403#define P54_SETUP_V2_LEN (sizeof(struct p54_setup_mac))
404
405#define P54_SCAN_EXIT BIT(0)
406#define P54_SCAN_TRAP BIT(1)
407#define P54_SCAN_ACTIVE BIT(2)
408#define P54_SCAN_FILTER BIT(3)
409
410struct p54_scan {
411 __le16 mode;
Christian Lamparter154e3af2008-08-23 22:15:25 +0200412 __le16 dwell;
Michael Wueff1a592007-09-25 18:11:01 -0700413 u8 padding1[20];
414 struct pda_iq_autocal_entry iq_autocal;
415 u8 pa_points_per_curve;
416 u8 val_barker;
417 u8 val_bpsk;
418 u8 val_qpsk;
419 u8 val_16qam;
420 u8 val_64qam;
Christian Lamparter19c19d52008-09-03 22:25:25 +0200421 struct p54_pa_curve_data_sample curve_data[8];
Christian Lamparter154e3af2008-08-23 22:15:25 +0200422 u8 dup_bpsk;
423 u8 dup_qpsk;
424 u8 dup_16qam;
425 u8 dup_64qam;
Christian Lamparter19c19d52008-09-03 22:25:25 +0200426 union {
427 struct {
428 __le16 rssical_mul;
429 __le16 rssical_add;
430 } v1 __attribute__ ((packed));
431
432 struct {
433 __le32 basic_rate_mask;
John W. Linville27df6052008-10-22 16:41:55 -0400434 u8 rts_rates[8];
Christian Lamparter19c19d52008-09-03 22:25:25 +0200435 __le16 rssical_mul;
436 __le16 rssical_add;
437 } v2 __attribute__ ((packed));
438 } __attribute__ ((packed));
Michael Wueff1a592007-09-25 18:11:01 -0700439} __attribute__ ((packed));
440
John W. Linville27df6052008-10-22 16:41:55 -0400441#define P54_SCAN_V1_LEN (sizeof(struct p54_scan)-12)
442#define P54_SCAN_V2_LEN (sizeof(struct p54_scan))
Christian Lamparter19c19d52008-09-03 22:25:25 +0200443
John W. Linville27df6052008-10-22 16:41:55 -0400444struct p54_led {
Michael Wueff1a592007-09-25 18:11:01 -0700445 __le16 mode;
446 __le16 led_temporary;
447 __le16 led_permanent;
448 __le16 duration;
449} __attribute__ ((packed));
450
Christian Lamparter0fdd7c52008-10-15 03:55:37 +0200451struct p54_edcf {
452 u8 flags;
Michael Wueff1a592007-09-25 18:11:01 -0700453 u8 slottime;
Christian Lamparter0fdd7c52008-10-15 03:55:37 +0200454 u8 sifs;
455 u8 eofpad;
456 struct p54_edcf_queue_param queue[8];
457 u8 mapping[4];
Michael Wueff1a592007-09-25 18:11:01 -0700458 __le16 frameburst;
Christian Lamparter0fdd7c52008-10-15 03:55:37 +0200459 __le16 round_trip_delay;
Michael Wueff1a592007-09-25 18:11:01 -0700460} __attribute__ ((packed));
461
Christian Lampartercc6de662008-09-06 02:56:23 +0200462struct p54_statistics {
463 __le32 rx_success;
464 __le32 rx_bad_fcs;
465 __le32 rx_abort;
466 __le32 rx_abort_phy;
467 __le32 rts_success;
468 __le32 rts_fail;
469 __le32 tsf32;
470 __le32 airtime;
471 __le32 noise;
John W. Linville27df6052008-10-22 16:41:55 -0400472 __le32 sample_noise[8];
473 __le32 sample_cca;
474 __le32 sample_tx;
Christian Lampartercc6de662008-09-06 02:56:23 +0200475} __attribute__ ((packed));
476
John W. Linville27df6052008-10-22 16:41:55 -0400477struct p54_xbow_synth {
Christian Lamparter1b997532008-09-06 14:25:58 +0200478 __le16 magic1;
479 __le16 magic2;
480 __le16 freq;
481 u32 padding[5];
482} __attribute__ ((packed));
483
John W. Linville27df6052008-10-22 16:41:55 -0400484struct p54_timer {
485 __le32 interval;
486} __attribute__ ((packed));
487
488struct p54_keycache {
489 u8 entry;
490 u8 key_id;
491 u8 mac[ETH_ALEN];
492 u8 padding[2];
493 u8 key_type;
494 u8 key_len;
495 u8 key[24];
496} __attribute__ ((packed));
497
498struct p54_burst {
499 u8 flags;
500 u8 queue;
501 u8 backlog;
502 u8 pad;
503 __le16 durations[32];
504} __attribute__ ((packed));
505
506struct p54_psm_interval {
507 __le16 interval;
508 __le16 periods;
509} __attribute__ ((packed));
510
511#define P54_PSM BIT(0)
512#define P54_PSM_DTIM BIT(1)
513#define P54_PSM_MCBC BIT(2)
514#define P54_PSM_CHECKSUM BIT(3)
515#define P54_PSM_SKIP_MORE_DATA BIT(4)
516#define P54_PSM_BEACON_TIMEOUT BIT(5)
517#define P54_PSM_HFOSLEEP BIT(6)
518#define P54_PSM_AUTOSWITCH_SLEEP BIT(7)
519#define P54_PSM_LPIT BIT(8)
520#define P54_PSM_BF_UCAST_SKIP BIT(9)
521#define P54_PSM_BF_MCAST_SKIP BIT(10)
522
523struct p54_psm {
524 __le16 mode;
525 __le16 aid;
526 struct p54_psm_interval intervals[4];
527 u8 beacon_rssi_skip_max;
528 u8 rssi_delta_threshold;
529 u8 nr;
530 u8 exclude[1];
531} __attribute__ ((packed));
532
533#define MC_FILTER_ADDRESS_NUM 4
534
535struct p54_group_address_table {
536 __le16 filter_enable;
537 __le16 num_address;
538 u8 mac_list[MC_FILTER_ADDRESS_NUM][ETH_ALEN];
539} __attribute__ ((packed));
540
541struct p54_txcancel {
542 __le32 req_id;
543} __attribute__ ((packed));
544
545struct p54_sta_unlock {
546 u8 addr[ETH_ALEN];
547 u16 padding;
548} __attribute__ ((packed));
549
550#define P54_TIM_CLEAR BIT(15)
Christian Lamparter9e7f3f82008-10-18 23:18:01 +0200551struct p54_tim {
John W. Linville27df6052008-10-22 16:41:55 -0400552 u8 count;
553 u8 padding[3];
554 __le16 entry[8];
555} __attribute__ ((packed));
556
557struct p54_cce_quiet {
558 __le32 period;
559} __attribute__ ((packed));
560
561struct p54_bt_balancer {
562 __le16 prio_thresh;
563 __le16 acl_thresh;
564} __attribute__ ((packed));
565
566struct p54_arp_table {
567 __le16 filter_enable;
568 u8 ipv4_addr[4];
569} __attribute__ ((packed));
570
Christian Lamparter32ddf072008-08-08 21:17:37 +0200571#endif /* P54COMMON_H */