blob: 76d23ee643d026a4013a3ae98bb507007256d94c [file] [log] [blame]
Andy Flemingc2882bb2007-02-09 17:28:31 -06001/*
2 * MPC8568E MDS Device Tree Source
3 *
4 * Copyright 2007 Freescale Semiconductor Inc.
5 *
6 * This program is free software; you can redistribute it and/or modify it
7 * under the terms of the GNU General Public License as published by the
8 * Free Software Foundation; either version 2 of the License, or (at your
9 * option) any later version.
10 */
11
12
13/*
14/memreserve/ 00000000 1000000;
15*/
16
17/ {
18 model = "MPC8568EMDS";
Kumar Gala52094872007-02-17 16:04:23 -060019 compatible = "MPC8568EMDS", "MPC85xxMDS";
Andy Flemingc2882bb2007-02-09 17:28:31 -060020 #address-cells = <1>;
21 #size-cells = <1>;
Andy Flemingc2882bb2007-02-09 17:28:31 -060022
23 cpus {
Andy Flemingc2882bb2007-02-09 17:28:31 -060024 #address-cells = <1>;
25 #size-cells = <0>;
Andy Flemingc2882bb2007-02-09 17:28:31 -060026
27 PowerPC,8568@0 {
28 device_type = "cpu";
29 reg = <0>;
30 d-cache-line-size = <20>; // 32 bytes
31 i-cache-line-size = <20>; // 32 bytes
32 d-cache-size = <8000>; // L1, 32K
33 i-cache-size = <8000>; // L1, 32K
34 timebase-frequency = <0>;
35 bus-frequency = <0>;
36 clock-frequency = <0>;
Andy Flemingc2882bb2007-02-09 17:28:31 -060037 };
38 };
39
40 memory {
41 device_type = "memory";
Andy Flemingc2882bb2007-02-09 17:28:31 -060042 reg = <00000000 10000000>;
43 };
44
45 bcsr@f8000000 {
46 device_type = "board-control";
47 reg = <f8000000 8000>;
48 };
49
50 soc8568@e0000000 {
51 #address-cells = <1>;
52 #size-cells = <1>;
Andy Flemingc2882bb2007-02-09 17:28:31 -060053 device_type = "soc";
54 ranges = <0 e0000000 00100000>;
55 reg = <e0000000 00100000>;
56 bus-frequency = <0>;
57
Kumar Gala4da421d2007-05-15 13:20:05 -050058 memory-controller@2000 {
59 compatible = "fsl,8568-memory-controller";
60 reg = <2000 1000>;
61 interrupt-parent = <&mpic>;
Kumar Galab533f8a2007-07-03 02:35:35 -050062 interrupts = <12 2>;
Kumar Gala4da421d2007-05-15 13:20:05 -050063 };
64
65 l2-cache-controller@20000 {
66 compatible = "fsl,8568-l2-cache-controller";
67 reg = <20000 1000>;
68 cache-line-size = <20>; // 32 bytes
69 cache-size = <80000>; // L2, 512K
70 interrupt-parent = <&mpic>;
Kumar Galab533f8a2007-07-03 02:35:35 -050071 interrupts = <10 2>;
Kumar Gala4da421d2007-05-15 13:20:05 -050072 };
73
Andy Flemingc2882bb2007-02-09 17:28:31 -060074 i2c@3000 {
Anton Vorontsovc0e4eb22007-10-02 17:47:43 +040075 #address-cells = <1>;
76 #size-cells = <0>;
Andy Flemingc2882bb2007-02-09 17:28:31 -060077 device_type = "i2c";
78 compatible = "fsl-i2c";
79 reg = <3000 100>;
Kumar Galab533f8a2007-07-03 02:35:35 -050080 interrupts = <2b 2>;
Kumar Gala52094872007-02-17 16:04:23 -060081 interrupt-parent = <&mpic>;
Andy Flemingc2882bb2007-02-09 17:28:31 -060082 dfsrr;
Anton Vorontsovc0e4eb22007-10-02 17:47:43 +040083
84 rtc@68 {
85 compatible = "dallas,ds1374";
86 reg = <68>;
87 };
Andy Flemingc2882bb2007-02-09 17:28:31 -060088 };
89
90 i2c@3100 {
Anton Vorontsovc0e4eb22007-10-02 17:47:43 +040091 #address-cells = <1>;
92 #size-cells = <0>;
Andy Flemingc2882bb2007-02-09 17:28:31 -060093 device_type = "i2c";
94 compatible = "fsl-i2c";
95 reg = <3100 100>;
Kumar Galab533f8a2007-07-03 02:35:35 -050096 interrupts = <2b 2>;
Kumar Gala52094872007-02-17 16:04:23 -060097 interrupt-parent = <&mpic>;
Andy Flemingc2882bb2007-02-09 17:28:31 -060098 dfsrr;
99 };
100
101 mdio@24520 {
102 #address-cells = <1>;
103 #size-cells = <0>;
104 device_type = "mdio";
105 compatible = "gianfar";
106 reg = <24520 20>;
Kumar Gala52094872007-02-17 16:04:23 -0600107 phy0: ethernet-phy@0 {
108 interrupt-parent = <&mpic>;
Kumar Galab533f8a2007-07-03 02:35:35 -0500109 interrupts = <1 1>;
Andy Flemingc2882bb2007-02-09 17:28:31 -0600110 reg = <0>;
111 device_type = "ethernet-phy";
112 };
Kumar Gala52094872007-02-17 16:04:23 -0600113 phy1: ethernet-phy@1 {
114 interrupt-parent = <&mpic>;
Kumar Galab533f8a2007-07-03 02:35:35 -0500115 interrupts = <2 1>;
Andy Flemingc2882bb2007-02-09 17:28:31 -0600116 reg = <1>;
117 device_type = "ethernet-phy";
118 };
Kumar Gala52094872007-02-17 16:04:23 -0600119 phy2: ethernet-phy@2 {
120 interrupt-parent = <&mpic>;
Kumar Galab533f8a2007-07-03 02:35:35 -0500121 interrupts = <1 1>;
Andy Flemingc2882bb2007-02-09 17:28:31 -0600122 reg = <2>;
123 device_type = "ethernet-phy";
124 };
Kumar Gala52094872007-02-17 16:04:23 -0600125 phy3: ethernet-phy@3 {
126 interrupt-parent = <&mpic>;
Kumar Galab533f8a2007-07-03 02:35:35 -0500127 interrupts = <2 1>;
Andy Flemingc2882bb2007-02-09 17:28:31 -0600128 reg = <3>;
129 device_type = "ethernet-phy";
130 };
131 };
132
133 ethernet@24000 {
134 #address-cells = <1>;
135 #size-cells = <0>;
136 device_type = "network";
137 model = "eTSEC";
138 compatible = "gianfar";
139 reg = <24000 1000>;
Timur Tabieae98262007-06-22 14:33:15 -0500140 /*
141 * mac-address is deprecated and will be removed
142 * in 2.6.25. Only recent versions of
143 * U-Boot support local-mac-address, however.
144 */
Andy Flemingc2882bb2007-02-09 17:28:31 -0600145 mac-address = [ 00 00 00 00 00 00 ];
Timur Tabieae98262007-06-22 14:33:15 -0500146 local-mac-address = [ 00 00 00 00 00 00 ];
Kumar Galab533f8a2007-07-03 02:35:35 -0500147 interrupts = <1d 2 1e 2 22 2>;
Kumar Gala52094872007-02-17 16:04:23 -0600148 interrupt-parent = <&mpic>;
149 phy-handle = <&phy2>;
Andy Flemingc2882bb2007-02-09 17:28:31 -0600150 };
151
152 ethernet@25000 {
153 #address-cells = <1>;
154 #size-cells = <0>;
155 device_type = "network";
156 model = "eTSEC";
157 compatible = "gianfar";
158 reg = <25000 1000>;
Timur Tabieae98262007-06-22 14:33:15 -0500159 /*
160 * mac-address is deprecated and will be removed
161 * in 2.6.25. Only recent versions of
162 * U-Boot support local-mac-address, however.
163 */
164 mac-address = [ 00 00 00 00 00 00 ];
165 local-mac-address = [ 00 00 00 00 00 00 ];
Kumar Galab533f8a2007-07-03 02:35:35 -0500166 interrupts = <23 2 24 2 28 2>;
Kumar Gala52094872007-02-17 16:04:23 -0600167 interrupt-parent = <&mpic>;
168 phy-handle = <&phy3>;
Andy Flemingc2882bb2007-02-09 17:28:31 -0600169 };
170
171 serial@4500 {
172 device_type = "serial";
173 compatible = "ns16550";
174 reg = <4500 100>;
175 clock-frequency = <0>;
Kumar Galab533f8a2007-07-03 02:35:35 -0500176 interrupts = <2a 2>;
Kumar Gala52094872007-02-17 16:04:23 -0600177 interrupt-parent = <&mpic>;
Andy Flemingc2882bb2007-02-09 17:28:31 -0600178 };
179
Roy Zang10ce8c62007-07-13 17:35:33 +0800180 global-utilities@e0000 { //global utilities block
181 compatible = "fsl,mpc8548-guts";
182 reg = <e0000 1000>;
183 fsl,has-rstcr;
184 };
185
Roy Zang66afe872007-07-10 18:47:52 +0800186 pci@8000 {
187 interrupt-map-mask = <f800 0 0 7>;
188 interrupt-map = <
189 /* IDSEL 0x12 AD18 */
190 9000 0 0 1 &mpic 5 1
191 9000 0 0 2 &mpic 6 1
192 9000 0 0 3 &mpic 7 1
193 9000 0 0 4 &mpic 4 1
194
195 /* IDSEL 0x13 AD19 */
196 9800 0 0 1 &mpic 6 1
197 9800 0 0 2 &mpic 7 1
198 9800 0 0 3 &mpic 4 1
199 9800 0 0 4 &mpic 5 1>;
200
201 interrupt-parent = <&mpic>;
202 interrupts = <18 2>;
203 bus-range = <0 ff>;
204 ranges = <02000000 0 80000000 80000000 0 20000000
205 01000000 0 00000000 e2000000 0 00800000>;
206 clock-frequency = <3f940aa>;
207 #interrupt-cells = <1>;
208 #size-cells = <2>;
209 #address-cells = <3>;
210 reg = <8000 1000>;
211 compatible = "fsl,mpc8540-pci";
212 device_type = "pci";
213 };
214
Kumar Galaaa3c1122007-07-16 10:45:07 -0500215 /* PCI Express */
216 pcie@a000 {
217 interrupt-map-mask = <f800 0 0 7>;
218 interrupt-map = <
219
220 /* IDSEL 0x0 (PEX) */
221 00000 0 0 1 &mpic 0 1
222 00000 0 0 2 &mpic 1 1
223 00000 0 0 3 &mpic 2 1
224 00000 0 0 4 &mpic 3 1>;
225
226 interrupt-parent = <&mpic>;
227 interrupts = <1a 2>;
228 bus-range = <0 ff>;
229 ranges = <02000000 0 a0000000 a0000000 0 20000000
230 01000000 0 00000000 e3000000 0 08000000>;
231 clock-frequency = <1fca055>;
232 #interrupt-cells = <1>;
233 #size-cells = <2>;
234 #address-cells = <3>;
235 reg = <a000 1000>;
236 compatible = "fsl,mpc8548-pcie";
237 device_type = "pci";
238 };
239
Andy Flemingc2882bb2007-02-09 17:28:31 -0600240 serial@4600 {
241 device_type = "serial";
242 compatible = "ns16550";
243 reg = <4600 100>;
244 clock-frequency = <0>;
Kumar Galab533f8a2007-07-03 02:35:35 -0500245 interrupts = <2a 2>;
Kumar Gala52094872007-02-17 16:04:23 -0600246 interrupt-parent = <&mpic>;
Andy Flemingc2882bb2007-02-09 17:28:31 -0600247 };
248
249 crypto@30000 {
250 device_type = "crypto";
251 model = "SEC2";
252 compatible = "talitos";
253 reg = <30000 f000>;
Kumar Galab533f8a2007-07-03 02:35:35 -0500254 interrupts = <2d 2>;
Kumar Gala52094872007-02-17 16:04:23 -0600255 interrupt-parent = <&mpic>;
Andy Flemingc2882bb2007-02-09 17:28:31 -0600256 num-channels = <4>;
257 channel-fifo-len = <18>;
258 exec-units-mask = <000000fe>;
259 descriptor-types-mask = <012b0ebf>;
260 };
261
Kumar Gala52094872007-02-17 16:04:23 -0600262 mpic: pic@40000 {
Andy Flemingc2882bb2007-02-09 17:28:31 -0600263 clock-frequency = <0>;
264 interrupt-controller;
265 #address-cells = <0>;
266 #interrupt-cells = <2>;
267 reg = <40000 40000>;
Andy Flemingc2882bb2007-02-09 17:28:31 -0600268 compatible = "chrp,open-pic";
269 device_type = "open-pic";
270 big-endian;
271 };
272 par_io@e0100 {
273 reg = <e0100 100>;
274 device_type = "par_io";
275 num-ports = <7>;
276
Kumar Gala52094872007-02-17 16:04:23 -0600277 pio1: ucc_pin@01 {
Andy Flemingc2882bb2007-02-09 17:28:31 -0600278 pio-map = <
279 /* port pin dir open_drain assignment has_irq */
280 4 0a 1 0 2 0 /* TxD0 */
281 4 09 1 0 2 0 /* TxD1 */
282 4 08 1 0 2 0 /* TxD2 */
283 4 07 1 0 2 0 /* TxD3 */
284 4 17 1 0 2 0 /* TxD4 */
285 4 16 1 0 2 0 /* TxD5 */
286 4 15 1 0 2 0 /* TxD6 */
287 4 14 1 0 2 0 /* TxD7 */
288 4 0f 2 0 2 0 /* RxD0 */
289 4 0e 2 0 2 0 /* RxD1 */
290 4 0d 2 0 2 0 /* RxD2 */
291 4 0c 2 0 2 0 /* RxD3 */
292 4 1d 2 0 2 0 /* RxD4 */
293 4 1c 2 0 2 0 /* RxD5 */
294 4 1b 2 0 2 0 /* RxD6 */
295 4 1a 2 0 2 0 /* RxD7 */
296 4 0b 1 0 2 0 /* TX_EN */
297 4 18 1 0 2 0 /* TX_ER */
298 4 0f 2 0 2 0 /* RX_DV */
299 4 1e 2 0 2 0 /* RX_ER */
300 4 11 2 0 2 0 /* RX_CLK */
301 4 13 1 0 2 0 /* GTX_CLK */
302 1 1f 2 0 3 0>; /* GTX125 */
303 };
Kumar Gala52094872007-02-17 16:04:23 -0600304 pio2: ucc_pin@02 {
Andy Flemingc2882bb2007-02-09 17:28:31 -0600305 pio-map = <
306 /* port pin dir open_drain assignment has_irq */
307 5 0a 1 0 2 0 /* TxD0 */
308 5 09 1 0 2 0 /* TxD1 */
309 5 08 1 0 2 0 /* TxD2 */
310 5 07 1 0 2 0 /* TxD3 */
311 5 17 1 0 2 0 /* TxD4 */
312 5 16 1 0 2 0 /* TxD5 */
313 5 15 1 0 2 0 /* TxD6 */
314 5 14 1 0 2 0 /* TxD7 */
315 5 0f 2 0 2 0 /* RxD0 */
316 5 0e 2 0 2 0 /* RxD1 */
317 5 0d 2 0 2 0 /* RxD2 */
318 5 0c 2 0 2 0 /* RxD3 */
319 5 1d 2 0 2 0 /* RxD4 */
320 5 1c 2 0 2 0 /* RxD5 */
321 5 1b 2 0 2 0 /* RxD6 */
322 5 1a 2 0 2 0 /* RxD7 */
323 5 0b 1 0 2 0 /* TX_EN */
324 5 18 1 0 2 0 /* TX_ER */
325 5 10 2 0 2 0 /* RX_DV */
326 5 1e 2 0 2 0 /* RX_ER */
327 5 11 2 0 2 0 /* RX_CLK */
328 5 13 1 0 2 0 /* GTX_CLK */
329 1 1f 2 0 3 0 /* GTX125 */
330 4 06 3 0 2 0 /* MDIO */
331 4 05 1 0 2 0>; /* MDC */
332 };
333 };
334 };
335
336 qe@e0080000 {
337 #address-cells = <1>;
338 #size-cells = <1>;
339 device_type = "qe";
340 model = "QE";
341 ranges = <0 e0080000 00040000>;
342 reg = <e0080000 480>;
343 brg-frequency = <0>;
344 bus-frequency = <179A7B00>;
345
346 muram@10000 {
347 device_type = "muram";
348 ranges = <0 00010000 0000c000>;
349
350 data-only@0{
351 reg = <0 c000>;
352 };
353 };
354
355 spi@4c0 {
356 device_type = "spi";
357 compatible = "fsl_spi";
358 reg = <4c0 40>;
359 interrupts = <2>;
Kumar Gala52094872007-02-17 16:04:23 -0600360 interrupt-parent = <&qeic>;
Andy Flemingc2882bb2007-02-09 17:28:31 -0600361 mode = "cpu";
362 };
363
364 spi@500 {
365 device_type = "spi";
366 compatible = "fsl_spi";
367 reg = <500 40>;
368 interrupts = <1>;
Kumar Gala52094872007-02-17 16:04:23 -0600369 interrupt-parent = <&qeic>;
Andy Flemingc2882bb2007-02-09 17:28:31 -0600370 mode = "cpu";
371 };
372
373 ucc@2000 {
374 device_type = "network";
375 compatible = "ucc_geth";
376 model = "UCC";
377 device-id = <1>;
378 reg = <2000 200>;
379 interrupts = <20>;
Kumar Gala52094872007-02-17 16:04:23 -0600380 interrupt-parent = <&qeic>;
Timur Tabieae98262007-06-22 14:33:15 -0500381 /*
382 * mac-address is deprecated and will be removed
383 * in 2.6.25. Only recent versions of
384 * U-Boot support local-mac-address, however.
385 */
386 mac-address = [ 00 00 00 00 00 00 ];
387 local-mac-address = [ 00 00 00 00 00 00 ];
Andy Flemingc2882bb2007-02-09 17:28:31 -0600388 rx-clock = <0>;
389 tx-clock = <19>;
Kumar Gala52094872007-02-17 16:04:23 -0600390 phy-handle = <&qe_phy0>;
Kim Phillips0fd8c472007-04-24 07:26:14 +1000391 phy-connection-type = "gmii";
Kumar Gala52094872007-02-17 16:04:23 -0600392 pio-handle = <&pio1>;
Andy Flemingc2882bb2007-02-09 17:28:31 -0600393 };
394
395 ucc@3000 {
396 device_type = "network";
397 compatible = "ucc_geth";
398 model = "UCC";
399 device-id = <2>;
400 reg = <3000 200>;
401 interrupts = <21>;
Kumar Gala52094872007-02-17 16:04:23 -0600402 interrupt-parent = <&qeic>;
Timur Tabieae98262007-06-22 14:33:15 -0500403 /*
404 * mac-address is deprecated and will be removed
405 * in 2.6.25. Only recent versions of
406 * U-Boot support local-mac-address, however.
407 */
408 mac-address = [ 00 00 00 00 00 00 ];
409 local-mac-address = [ 00 00 00 00 00 00 ];
Andy Flemingc2882bb2007-02-09 17:28:31 -0600410 rx-clock = <0>;
411 tx-clock = <14>;
Kumar Gala52094872007-02-17 16:04:23 -0600412 phy-handle = <&qe_phy1>;
Kim Phillips0fd8c472007-04-24 07:26:14 +1000413 phy-connection-type = "gmii";
Kumar Gala52094872007-02-17 16:04:23 -0600414 pio-handle = <&pio2>;
Andy Flemingc2882bb2007-02-09 17:28:31 -0600415 };
416
417 mdio@2120 {
418 #address-cells = <1>;
419 #size-cells = <0>;
420 reg = <2120 18>;
421 device_type = "mdio";
422 compatible = "ucc_geth_phy";
423
424 /* These are the same PHYs as on
425 * gianfar's MDIO bus */
Kumar Gala52094872007-02-17 16:04:23 -0600426 qe_phy0: ethernet-phy@00 {
427 interrupt-parent = <&mpic>;
Kumar Galab533f8a2007-07-03 02:35:35 -0500428 interrupts = <1 1>;
Andy Flemingc2882bb2007-02-09 17:28:31 -0600429 reg = <0>;
430 device_type = "ethernet-phy";
Andy Flemingc2882bb2007-02-09 17:28:31 -0600431 };
Kumar Gala52094872007-02-17 16:04:23 -0600432 qe_phy1: ethernet-phy@01 {
433 interrupt-parent = <&mpic>;
Kumar Galab533f8a2007-07-03 02:35:35 -0500434 interrupts = <2 1>;
Andy Flemingc2882bb2007-02-09 17:28:31 -0600435 reg = <1>;
436 device_type = "ethernet-phy";
Andy Flemingc2882bb2007-02-09 17:28:31 -0600437 };
Kumar Gala52094872007-02-17 16:04:23 -0600438 qe_phy2: ethernet-phy@02 {
439 interrupt-parent = <&mpic>;
Kumar Galab533f8a2007-07-03 02:35:35 -0500440 interrupts = <1 1>;
Andy Flemingc2882bb2007-02-09 17:28:31 -0600441 reg = <2>;
442 device_type = "ethernet-phy";
Andy Flemingc2882bb2007-02-09 17:28:31 -0600443 };
Kumar Gala52094872007-02-17 16:04:23 -0600444 qe_phy3: ethernet-phy@03 {
445 interrupt-parent = <&mpic>;
Kumar Galab533f8a2007-07-03 02:35:35 -0500446 interrupts = <2 1>;
Andy Flemingc2882bb2007-02-09 17:28:31 -0600447 reg = <3>;
448 device_type = "ethernet-phy";
Andy Flemingc2882bb2007-02-09 17:28:31 -0600449 };
450 };
451
Kumar Gala52094872007-02-17 16:04:23 -0600452 qeic: qeic@80 {
Andy Flemingc2882bb2007-02-09 17:28:31 -0600453 interrupt-controller;
454 device_type = "qeic";
455 #address-cells = <0>;
456 #interrupt-cells = <1>;
457 reg = <80 80>;
Andy Flemingc2882bb2007-02-09 17:28:31 -0600458 big-endian;
Kumar Galab533f8a2007-07-03 02:35:35 -0500459 interrupts = <2e 2 2e 2>; //high:30 low:30
Kumar Gala52094872007-02-17 16:04:23 -0600460 interrupt-parent = <&mpic>;
Andy Flemingc2882bb2007-02-09 17:28:31 -0600461 };
462
463 };
464};