blob: b4e66f9e1945dcf2029117655fa8655c45f64f61 [file] [log] [blame]
Kevin Hilman8bd22942009-05-28 10:56:16 -07001/*
2 * OMAP2/3 Power Management Routines
3 *
4 * Copyright (C) 2008 Nokia Corporation
5 * Jouni Hogander
6 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License version 2 as
9 * published by the Free Software Foundation.
10 */
11#ifndef __ARCH_ARM_MACH_OMAP2_PM_H
12#define __ARCH_ARM_MACH_OMAP2_PM_H
13
Tony Lindgrence491cf2009-10-20 09:40:47 -070014#include <plat/powerdomain.h>
Peter 'p2' De Schrijver331b93f2008-10-15 18:13:48 +030015
Tero Kristo27d59a42008-10-13 13:15:00 +030016extern void *omap3_secure_ram_storage;
Kevin Hilmanc40552b2009-10-06 14:25:09 -070017extern void omap3_pm_off_mode_enable(int);
Rajendra Nayak99e6a4d2008-10-08 17:30:58 +053018extern void omap_sram_idle(void);
Rajendra Nayak20b01662008-10-08 17:31:22 +053019extern int omap3_can_sleep(void);
Santosh Shilimkareb6a2c72010-09-15 01:04:01 +053020extern int omap_set_pwrdm_state(struct powerdomain *pwrdm, u32 state);
Kalle Jokiniemi03433712008-09-26 11:04:20 +030021extern int omap3_idle_init(void);
Tero Kristo27d59a42008-10-13 13:15:00 +030022
Kevin Hilmanbb4de3d2009-12-15 16:37:18 -080023struct cpuidle_params {
Kalle Jokiniemi709731b2009-10-29 10:30:19 +020024 u8 valid;
Kevin Hilmanbb4de3d2009-12-15 16:37:18 -080025 u32 sleep_latency;
26 u32 wake_latency;
27 u32 threshold;
28};
29
30#if defined(CONFIG_PM) && defined(CONFIG_CPU_IDLE)
31extern void omap3_pm_init_cpuidle(struct cpuidle_params *cpuidle_board_params);
32#else
33static
34inline void omap3_pm_init_cpuidle(struct cpuidle_params *cpuidle_board_params)
35{
36}
37#endif
38
Tero Kristo68d47782008-11-26 12:26:24 +020039extern int omap3_pm_get_suspend_state(struct powerdomain *pwrdm);
40extern int omap3_pm_set_suspend_state(struct powerdomain *pwrdm, int state);
41
Kevin Hilmand7814e42009-10-06 14:30:23 -070042extern u32 wakeup_timer_seconds;
Ari Kauppi8e2efde2010-03-23 09:04:59 +020043extern u32 wakeup_timer_milliseconds;
Kevin Hilmand7814e42009-10-06 14:30:23 -070044extern struct omap_dm_timer *gptimer_wakeup;
45
Kevin Hilman8bd22942009-05-28 10:56:16 -070046#ifdef CONFIG_PM_DEBUG
47extern void omap2_pm_dump(int mode, int resume, unsigned int us);
Santosh Shilimkar86b0c1e2010-09-15 01:03:59 +053048extern void omap2_pm_wakeup_on_timer(u32 seconds, u32 milliseconds);
Kevin Hilman8bd22942009-05-28 10:56:16 -070049extern int omap2_pm_debug;
Loïc Minierebfa88c2010-09-27 23:04:20 +020050extern u32 enable_off_mode;
51extern u32 sleep_while_idle;
Manjunatha GKae559d82009-11-16 20:16:52 +053052#else
53#define omap2_pm_dump(mode, resume, us) do {} while (0);
Santosh Shilimkar86b0c1e2010-09-15 01:03:59 +053054#define omap2_pm_wakeup_on_timer(seconds, milliseconds) do {} while (0);
Manjunatha GKae559d82009-11-16 20:16:52 +053055#define omap2_pm_debug 0
Loïc Minierebfa88c2010-09-27 23:04:20 +020056#define enable_off_mode 0
57#define sleep_while_idle 0
Manjunatha GKae559d82009-11-16 20:16:52 +053058#endif
59
Sanjeev Premi6af83b32010-01-28 23:16:43 +053060#if defined(CONFIG_CPU_IDLE)
Nishanth Menon80723c32010-12-20 14:05:08 -060061extern void omap3_cpuidle_update_states(u32, u32);
Sanjeev Premi6af83b32010-01-28 23:16:43 +053062#endif
63
Manjunatha GKae559d82009-11-16 20:16:52 +053064#if defined(CONFIG_PM_DEBUG) && defined(CONFIG_DEBUG_FS)
Peter 'p2' De Schrijver331b93f2008-10-15 18:13:48 +030065extern void pm_dbg_update_time(struct powerdomain *pwrdm, int prev);
Tero Kristo2811d6b2008-10-29 13:31:24 +020066extern int pm_dbg_regset_save(int reg_set);
67extern int pm_dbg_regset_init(int reg_set);
Kevin Hilman8bd22942009-05-28 10:56:16 -070068#else
Peter 'p2' De Schrijver331b93f2008-10-15 18:13:48 +030069#define pm_dbg_update_time(pwrdm, prev) do {} while (0);
Tero Kristo2811d6b2008-10-29 13:31:24 +020070#define pm_dbg_regset_save(reg_set) do {} while (0);
71#define pm_dbg_regset_init(reg_set) do {} while (0);
Kevin Hilman8bd22942009-05-28 10:56:16 -070072#endif /* CONFIG_PM_DEBUG */
73
74extern void omap24xx_idle_loop_suspend(void);
75
76extern void omap24xx_cpu_suspend(u32 dll_ctrl, void __iomem *sdrc_dlla_ctrl,
77 void __iomem *sdrc_power);
78extern void omap34xx_cpu_suspend(u32 *addr, int save_state);
79extern void save_secure_ram_context(u32 *addr);
Tero Kristo27d59a42008-10-13 13:15:00 +030080extern void omap3_save_scratchpad_contents(void);
Kevin Hilman8bd22942009-05-28 10:56:16 -070081
82extern unsigned int omap24xx_idle_loop_suspend_sz;
83extern unsigned int omap34xx_suspend_sz;
84extern unsigned int save_secure_ram_context_sz;
85extern unsigned int omap24xx_cpu_suspend_sz;
86extern unsigned int omap34xx_cpu_suspend_sz;
87
Nishanth Menon458e9992010-12-20 14:05:06 -060088#define PM_RTA_ERRATUM_i608 (1 << 0)
Eduardo Valentincc1b6022010-12-20 14:05:09 -060089#define PM_SDRC_WAKEUP_ERRATUM_i583 (1 << 1)
Nishanth Menon458e9992010-12-20 14:05:06 -060090
Nishanth Menon8cdfd832010-12-20 14:05:05 -060091#if defined(CONFIG_PM) && defined(CONFIG_ARCH_OMAP3)
92extern u16 pm34xx_errata;
93#define IS_PM34XX_ERRATUM(id) (pm34xx_errata & (id))
Peter 'p2' De Schrijverc4236d22010-12-20 14:05:07 -060094extern void enable_omap3630_toggle_l2_on_restore(void);
Nishanth Menon8cdfd832010-12-20 14:05:05 -060095#else
96#define IS_PM34XX_ERRATUM(id) 0
Peter 'p2' De Schrijverc4236d22010-12-20 14:05:07 -060097static inline void enable_omap3630_toggle_l2_on_restore(void) { }
Nishanth Menon8cdfd832010-12-20 14:05:05 -060098#endif /* defined(CONFIG_PM) && defined(CONFIG_ARCH_OMAP3) */
99
Kevin Hilman8bd22942009-05-28 10:56:16 -0700100#endif