blob: 2d94228d2866eef4bc56408a641b1f3084492d2a [file] [log] [blame]
Ben Dooksf8271e52007-02-17 15:41:50 +01001/* linux/arch/arm/mach-s3c2443/dma.c
2 *
3 * Copyright (c) 2007 Simtec Electronics
4 * Ben Dooks <ben@simtec.co.uk>
5 *
6 * S3C2443 DMA selection
7 *
8 * http://armlinux.simtec.co.uk/
9 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License version 2 as
12 * published by the Free Software Foundation.
13*/
14
15#include <linux/kernel.h>
16#include <linux/init.h>
Kay Sievers4a858cf2011-12-21 16:01:38 -080017#include <linux/device.h>
Ben Dooksf8271e52007-02-17 15:41:50 +010018#include <linux/serial_core.h>
Russell Kingfced80c2008-09-06 12:10:45 +010019#include <linux/io.h>
Ben Dooksf8271e52007-02-17 15:41:50 +010020
Russell Kinga09e64f2008-08-05 16:14:15 +010021#include <mach/dma.h>
Ben Dooksf8271e52007-02-17 15:41:50 +010022
Ben Dooks992426b2010-02-20 23:01:33 +000023#include <plat/dma-s3c24xx.h>
Ben Dooksa2b7ba92008-10-07 22:26:09 +010024#include <plat/cpu.h>
Ben Dooksf8271e52007-02-17 15:41:50 +010025
Ben Dooksa2b7ba92008-10-07 22:26:09 +010026#include <plat/regs-serial.h>
Russell Kinga09e64f2008-08-05 16:14:15 +010027#include <mach/regs-gpio.h>
Ben Dooksf74c95c2008-10-30 10:14:36 +000028#include <plat/regs-ac97.h>
Ben Dooks44dc9402009-03-19 15:02:35 +000029#include <plat/regs-dma.h>
Russell Kinga09e64f2008-08-05 16:14:15 +010030#include <mach/regs-mem.h>
31#include <mach/regs-lcd.h>
32#include <mach/regs-sdi.h>
Ben Dooks8150bc82009-03-04 00:49:26 +000033#include <plat/regs-iis.h>
Ben Dooks13622702008-10-30 10:14:38 +000034#include <plat/regs-spi.h>
Ben Dooksf8271e52007-02-17 15:41:50 +010035
36#define MAP(x) { \
37 [0] = (x) | DMA_CH_VALID, \
38 [1] = (x) | DMA_CH_VALID, \
39 [2] = (x) | DMA_CH_VALID, \
40 [3] = (x) | DMA_CH_VALID, \
41 [4] = (x) | DMA_CH_VALID, \
42 [5] = (x) | DMA_CH_VALID, \
43 }
44
45static struct s3c24xx_dma_map __initdata s3c2443_dma_mappings[] = {
46 [DMACH_XD0] = {
47 .name = "xdreq0",
48 .channels = MAP(S3C2443_DMAREQSEL_XDREQ0),
49 },
50 [DMACH_XD1] = {
51 .name = "xdreq1",
52 .channels = MAP(S3C2443_DMAREQSEL_XDREQ1),
53 },
Heiko Stuebner46cdaba2012-03-07 01:53:17 -080054 [DMACH_SDI] = { /* only on S3C2443 */
Ben Dooksf8271e52007-02-17 15:41:50 +010055 .name = "sdi",
56 .channels = MAP(S3C2443_DMAREQSEL_SDI),
Ben Dooksf8271e52007-02-17 15:41:50 +010057 },
Heiko Stuebnerad6c1d42012-04-24 18:06:53 -070058 [DMACH_SPI0_RX] = {
59 .name = "spi0-rx",
60 .channels = MAP(S3C2443_DMAREQSEL_SPI0RX),
61 },
62 [DMACH_SPI0_TX] = {
63 .name = "spi0-tx",
Ben Dooksf8271e52007-02-17 15:41:50 +010064 .channels = MAP(S3C2443_DMAREQSEL_SPI0TX),
Ben Dooksf8271e52007-02-17 15:41:50 +010065 },
Heiko Stuebnerad6c1d42012-04-24 18:06:53 -070066 [DMACH_SPI1_RX] = { /* only on S3C2443/S3C2450 */
67 .name = "spi1-rx",
68 .channels = MAP(S3C2443_DMAREQSEL_SPI1RX),
69 },
70 [DMACH_SPI1_TX] = { /* only on S3C2443/S3C2450 */
71 .name = "spi1-tx",
Ben Dooksf8271e52007-02-17 15:41:50 +010072 .channels = MAP(S3C2443_DMAREQSEL_SPI1TX),
Ben Dooksf8271e52007-02-17 15:41:50 +010073 },
74 [DMACH_UART0] = {
75 .name = "uart0",
76 .channels = MAP(S3C2443_DMAREQSEL_UART0_0),
Ben Dooksf8271e52007-02-17 15:41:50 +010077 },
78 [DMACH_UART1] = {
79 .name = "uart1",
80 .channels = MAP(S3C2443_DMAREQSEL_UART1_0),
Ben Dooksf8271e52007-02-17 15:41:50 +010081 },
Heiko Stuebnerb0990952012-03-07 01:53:12 -080082 [DMACH_UART2] = {
Ben Dooksf8271e52007-02-17 15:41:50 +010083 .name = "uart2",
84 .channels = MAP(S3C2443_DMAREQSEL_UART2_0),
Ben Dooksf8271e52007-02-17 15:41:50 +010085 },
Heiko Stuebnerb0990952012-03-07 01:53:12 -080086 [DMACH_UART3] = {
Ben Dooksf8271e52007-02-17 15:41:50 +010087 .name = "uart3",
88 .channels = MAP(S3C2443_DMAREQSEL_UART3_0),
Ben Dooksf8271e52007-02-17 15:41:50 +010089 },
90 [DMACH_UART0_SRC2] = {
91 .name = "uart0",
92 .channels = MAP(S3C2443_DMAREQSEL_UART0_1),
Ben Dooksf8271e52007-02-17 15:41:50 +010093 },
94 [DMACH_UART1_SRC2] = {
95 .name = "uart1",
96 .channels = MAP(S3C2443_DMAREQSEL_UART1_1),
Ben Dooksf8271e52007-02-17 15:41:50 +010097 },
Heiko Stuebnerb0990952012-03-07 01:53:12 -080098 [DMACH_UART2_SRC2] = {
Ben Dooksf8271e52007-02-17 15:41:50 +010099 .name = "uart2",
100 .channels = MAP(S3C2443_DMAREQSEL_UART2_1),
Ben Dooksf8271e52007-02-17 15:41:50 +0100101 },
Heiko Stuebnerb0990952012-03-07 01:53:12 -0800102 [DMACH_UART3_SRC2] = {
Ben Dooksf8271e52007-02-17 15:41:50 +0100103 .name = "uart3",
104 .channels = MAP(S3C2443_DMAREQSEL_UART3_1),
Ben Dooksf8271e52007-02-17 15:41:50 +0100105 },
106 [DMACH_TIMER] = {
107 .name = "timer",
108 .channels = MAP(S3C2443_DMAREQSEL_TIMER),
109 },
110 [DMACH_I2S_IN] = {
111 .name = "i2s-sdi",
112 .channels = MAP(S3C2443_DMAREQSEL_I2SRX),
Ben Dooksf8271e52007-02-17 15:41:50 +0100113 },
114 [DMACH_I2S_OUT] = {
115 .name = "i2s-sdo",
116 .channels = MAP(S3C2443_DMAREQSEL_I2STX),
Ben Dooksf8271e52007-02-17 15:41:50 +0100117 },
118 [DMACH_PCM_IN] = {
119 .name = "pcm-in",
120 .channels = MAP(S3C2443_DMAREQSEL_PCMIN),
Ben Dooksf8271e52007-02-17 15:41:50 +0100121 },
122 [DMACH_PCM_OUT] = {
123 .name = "pcm-out",
124 .channels = MAP(S3C2443_DMAREQSEL_PCMOUT),
Ben Dooksf8271e52007-02-17 15:41:50 +0100125 },
126 [DMACH_MIC_IN] = {
127 .name = "mic-in",
128 .channels = MAP(S3C2443_DMAREQSEL_MICIN),
Ben Dooksf8271e52007-02-17 15:41:50 +0100129 },
130};
131
132static void s3c2443_dma_select(struct s3c2410_dma_chan *chan,
133 struct s3c24xx_dma_map *map)
134{
135 writel(map->channels[0] | S3C2443_DMAREQSEL_HW,
136 chan->regs + S3C2443_DMA_DMAREQSEL);
137}
138
139static struct s3c24xx_dma_selection __initdata s3c2443_dma_sel = {
140 .select = s3c2443_dma_select,
141 .dcon_mask = 0,
142 .map = s3c2443_dma_mappings,
143 .map_size = ARRAY_SIZE(s3c2443_dma_mappings),
144};
145
Heiko Stuebner04511a62012-01-27 15:35:25 +0900146static int __init s3c2443_dma_add(struct device *dev,
147 struct subsys_interface *sif)
Ben Dooksf8271e52007-02-17 15:41:50 +0100148{
149 s3c24xx_dma_init(6, IRQ_S3C2443_DMA0, 0x100);
150 return s3c24xx_dma_init_map(&s3c2443_dma_sel);
151}
152
Heiko Stuebner46cdaba2012-03-07 01:53:17 -0800153#ifdef CONFIG_CPU_S3C2416
154/* S3C2416 DMA contains the same selection table as the S3C2443 */
155static struct subsys_interface s3c2416_dma_interface = {
156 .name = "s3c2416_dma",
157 .subsys = &s3c2416_subsys,
158 .add_dev = s3c2443_dma_add,
159};
160
161static int __init s3c2416_dma_init(void)
162{
163 return subsys_interface_register(&s3c2416_dma_interface);
164}
165
166arch_initcall(s3c2416_dma_init);
167#endif
168
169#ifdef CONFIG_CPU_S3C2443
Kay Sievers4a858cf2011-12-21 16:01:38 -0800170static struct subsys_interface s3c2443_dma_interface = {
171 .name = "s3c2443_dma",
172 .subsys = &s3c2443_subsys,
173 .add_dev = s3c2443_dma_add,
Ben Dooksf8271e52007-02-17 15:41:50 +0100174};
175
176static int __init s3c2443_dma_init(void)
177{
Kay Sievers4a858cf2011-12-21 16:01:38 -0800178 return subsys_interface_register(&s3c2443_dma_interface);
Ben Dooksf8271e52007-02-17 15:41:50 +0100179}
180
181arch_initcall(s3c2443_dma_init);
Heiko Stuebner46cdaba2012-03-07 01:53:17 -0800182#endif