blob: 5ef82e2f8fc510ce552b920487fc8c9046d37d50 [file] [log] [blame]
Sascha Hauer6c7b068502012-03-07 21:01:28 +01001#ifndef __MACH_IMX_CLK_H
2#define __MACH_IMX_CLK_H
3
4#include <linux/spinlock.h>
5#include <linux/clk-provider.h>
Sascha Hauer3a84d172012-09-11 08:50:00 +02006
7extern spinlock_t imx_ccm_lock;
Sascha Hauer6c7b068502012-03-07 21:01:28 +01008
Alexander Shiyan229be9c2014-06-10 19:40:26 +04009void imx_check_clocks(struct clk *clks[], unsigned int count);
10
Liu Yingdfd87142013-07-04 17:57:17 +080011extern void imx_cscmr1_fixup(u32 *val);
12
Sascha Hauer2af9e6d2012-03-09 09:11:55 +010013struct clk *imx_clk_pllv1(const char *name, const char *parent,
Sascha Hauer6c7b068502012-03-07 21:01:28 +010014 void __iomem *base);
15
Sascha Hauera547b812012-03-19 12:36:10 +010016struct clk *imx_clk_pllv2(const char *name, const char *parent,
17 void __iomem *base);
18
Shawn Guoa3f6b9d2012-04-04 16:02:28 +080019enum imx_pllv3_type {
20 IMX_PLLV3_GENERIC,
21 IMX_PLLV3_SYS,
22 IMX_PLLV3_USB,
23 IMX_PLLV3_AV,
24 IMX_PLLV3_ENET,
Shawn Guoa3f6b9d2012-04-04 16:02:28 +080025};
26
27struct clk *imx_clk_pllv3(enum imx_pllv3_type type, const char *name,
Sascha Hauer2b254692012-11-22 10:18:41 +010028 const char *parent_name, void __iomem *base, u32 div_mask);
Shawn Guoa3f6b9d2012-04-04 16:02:28 +080029
Sascha Hauerb75c0152011-04-19 08:33:45 +020030struct clk *clk_register_gate2(struct device *dev, const char *name,
31 const char *parent_name, unsigned long flags,
32 void __iomem *reg, u8 bit_idx,
Shawn Guof9f28cd2014-04-19 10:58:22 +080033 u8 clk_gate_flags, spinlock_t *lock,
34 unsigned int *share_count);
Sascha Hauerb75c0152011-04-19 08:33:45 +020035
Martin Fuzzey75f83d02013-04-23 20:16:59 +080036struct clk * imx_obtain_fixed_clock(
37 const char *name, unsigned long rate);
38
Shawn Guo19d86342014-08-26 15:06:33 +080039struct clk *imx_clk_gate_exclusive(const char *name, const char *parent,
40 void __iomem *reg, u8 shift, u32 exclusive_mask);
41
Sascha Hauerb75c0152011-04-19 08:33:45 +020042static inline struct clk *imx_clk_gate2(const char *name, const char *parent,
43 void __iomem *reg, u8 shift)
44{
45 return clk_register_gate2(NULL, name, parent, CLK_SET_RATE_PARENT, reg,
Shawn Guof9f28cd2014-04-19 10:58:22 +080046 shift, 0, &imx_ccm_lock, NULL);
47}
48
49static inline struct clk *imx_clk_gate2_shared(const char *name,
50 const char *parent, void __iomem *reg, u8 shift,
51 unsigned int *share_count)
52{
53 return clk_register_gate2(NULL, name, parent, CLK_SET_RATE_PARENT, reg,
54 shift, 0, &imx_ccm_lock, share_count);
Sascha Hauerb75c0152011-04-19 08:33:45 +020055}
56
Shawn Guoa10bd672012-04-04 16:07:53 +080057struct clk *imx_clk_pfd(const char *name, const char *parent_name,
58 void __iomem *reg, u8 idx);
59
Shawn Guo32af7a82012-04-04 16:20:56 +080060struct clk *imx_clk_busy_divider(const char *name, const char *parent_name,
61 void __iomem *reg, u8 shift, u8 width,
62 void __iomem *busy_reg, u8 busy_shift);
63
64struct clk *imx_clk_busy_mux(const char *name, void __iomem *reg, u8 shift,
65 u8 width, void __iomem *busy_reg, u8 busy_shift,
66 const char **parent_names, int num_parents);
67
Liu Yingcbe7fc82013-07-04 17:22:26 +080068struct clk *imx_clk_fixup_divider(const char *name, const char *parent,
69 void __iomem *reg, u8 shift, u8 width,
70 void (*fixup)(u32 *val));
71
Liu Yinga49e6c42013-07-04 17:35:46 +080072struct clk *imx_clk_fixup_mux(const char *name, void __iomem *reg,
73 u8 shift, u8 width, const char **parents,
74 int num_parents, void (*fixup)(u32 *val));
75
Sascha Hauer6c7b068502012-03-07 21:01:28 +010076static inline struct clk *imx_clk_fixed(const char *name, int rate)
77{
78 return clk_register_fixed_rate(NULL, name, NULL, CLK_IS_ROOT, rate);
79}
80
81static inline struct clk *imx_clk_divider(const char *name, const char *parent,
82 void __iomem *reg, u8 shift, u8 width)
83{
84 return clk_register_divider(NULL, name, parent, CLK_SET_RATE_PARENT,
85 reg, shift, width, 0, &imx_ccm_lock);
86}
87
Philipp Zabel3ce92172013-03-27 18:30:40 +010088static inline struct clk *imx_clk_divider_flags(const char *name,
89 const char *parent, void __iomem *reg, u8 shift, u8 width,
90 unsigned long flags)
91{
92 return clk_register_divider(NULL, name, parent, flags,
93 reg, shift, width, 0, &imx_ccm_lock);
94}
95
Sascha Hauer6c7b068502012-03-07 21:01:28 +010096static inline struct clk *imx_clk_gate(const char *name, const char *parent,
97 void __iomem *reg, u8 shift)
98{
99 return clk_register_gate(NULL, name, parent, CLK_SET_RATE_PARENT, reg,
100 shift, 0, &imx_ccm_lock);
101}
102
Alexander Shiyan65251692014-06-22 17:17:06 +0400103static inline struct clk *imx_clk_gate_dis(const char *name, const char *parent,
104 void __iomem *reg, u8 shift)
105{
106 return clk_register_gate(NULL, name, parent, CLK_SET_RATE_PARENT, reg,
107 shift, CLK_GATE_SET_TO_DISABLE, &imx_ccm_lock);
108}
109
Sascha Hauer6c7b068502012-03-07 21:01:28 +0100110static inline struct clk *imx_clk_mux(const char *name, void __iomem *reg,
111 u8 shift, u8 width, const char **parents, int num_parents)
112{
James Hogan819c1de2013-07-29 12:25:01 +0100113 return clk_register_mux(NULL, name, parents, num_parents,
114 CLK_SET_RATE_NO_REPARENT, reg, shift,
Sascha Hauer6c7b068502012-03-07 21:01:28 +0100115 width, 0, &imx_ccm_lock);
116}
117
Philipp Zabel3ce92172013-03-27 18:30:40 +0100118static inline struct clk *imx_clk_mux_flags(const char *name,
119 void __iomem *reg, u8 shift, u8 width, const char **parents,
120 int num_parents, unsigned long flags)
121{
122 return clk_register_mux(NULL, name, parents, num_parents,
James Hogan819c1de2013-07-29 12:25:01 +0100123 flags | CLK_SET_RATE_NO_REPARENT, reg, shift, width, 0,
Philipp Zabel3ce92172013-03-27 18:30:40 +0100124 &imx_ccm_lock);
125}
126
Sascha Hauer6c7b068502012-03-07 21:01:28 +0100127static inline struct clk *imx_clk_fixed_factor(const char *name,
128 const char *parent, unsigned int mult, unsigned int div)
129{
130 return clk_register_fixed_factor(NULL, name, parent,
131 CLK_SET_RATE_PARENT, mult, div);
132}
133
Lucas Stache0fed512014-09-26 15:41:01 +0200134struct clk *imx_clk_cpu(const char *name, const char *parent_name,
135 struct clk *div, struct clk *mux, struct clk *pll,
136 struct clk *step);
137
Sascha Hauer6c7b068502012-03-07 21:01:28 +0100138#endif