Gitiles
Code Review Sign In
gerrit-public.fairphone.software / kernel / msm-4.19 / e7d6c9b1163255d8d6594e613eac7a4a8b1806a0 / . / arch / arm / boot / dts / spear310.dtsi
blob: da210b4547533d1127649233839ad117865bcad2 [file] [log] [blame]
Viresh Kumarc5fa4fd2012-03-23 00:17:43 +0530[diff] [blame]1/*
2 * DTS file for SPEAr310 SoC
3 *
Viresh Kumarda899472015-07-17 16:23:50 -0700[diff] [blame]4 * Copyright 2012 Viresh Kumar <vireshk@kernel.org>
Viresh Kumarc5fa4fd2012-03-23 00:17:43 +0530[diff] [blame]5 *
6 * The code contained herein is licensed under the GNU General Public
7 * License. You may obtain a copy of the GNU General Public License
8 * Version 2 or later at the following locations:
9 *
10 * http://www.opensource.org/licenses/gpl-license.html
11 * http://www.gnu.org/copyleft/gpl.html
12 */
13
14/include/ "spear3xx.dtsi"
15
16/ {
17 ahb {
18 #address-cells = <1>;
19 #size-cells = <1>;
20 compatible = "simple-bus";
21 ranges = <0x40000000 0x40000000 0x10000000
22 0xb0000000 0xb0000000 0x10000000
23 0xd0000000 0xd0000000 0x30000000>;
24
Viresh Kumar4ddb1c22012-10-27 15:21:39 +0530[diff] [blame]25 pinmux: pinmux@b4000000 {
Viresh Kumare0373602012-03-29 08:30:19 +0530[diff] [blame]26 compatible = "st,spear310-pinmux";
27 reg = <0xb4000000 0x1000>;
Haojian Zhuang86853c82013-02-17 19:42:47 +0800[diff] [blame]28 #gpio-range-cells = <3>;
Viresh Kumare0373602012-03-29 08:30:19 +0530[diff] [blame]29 };
30
Viresh Kumarc5fa4fd2012-03-23 00:17:43 +0530[diff] [blame]31 fsmc: flash@44000000 {
32 compatible = "st,spear600-fsmc-nand";
33 #address-cells = <1>;
34 #size-cells = <1>;
35 reg = <0x44000000 0x1000 /* FSMC Register */
Jean-Christophe PLAGNIOL-VILLARD6d7b42a2012-10-04 15:14:16 +0200[diff] [blame]36 0x40000000 0x0010 /* NAND Base DATA */
37 0x40020000 0x0010 /* NAND Base ADDR */
38 0x40010000 0x0010>; /* NAND Base CMD */
39 reg-names = "fsmc_regs", "nand_data", "nand_addr", "nand_cmd";
Viresh Kumarc5fa4fd2012-03-23 00:17:43 +0530[diff] [blame]40 status = "disabled";
41 };
42
Shiraz Hashim86edd7b2012-08-03 16:00:18 +0530[diff] [blame]43 shirq: interrupt-controller@0xb4000000 {
44 compatible = "st,spear310-shirq";
45 reg = <0xb4000000 0x1000>;
46 interrupts = <28 29 30 1>;
47 #interrupt-cells = <1>;
48 interrupt-controller;
49 };
50
Viresh Kumarc5fa4fd2012-03-23 00:17:43 +0530[diff] [blame]51 apb {
52 #address-cells = <1>;
53 #size-cells = <1>;
54 compatible = "simple-bus";
55 ranges = <0xb0000000 0xb0000000 0x10000000
56 0xd0000000 0xd0000000 0x30000000>;
57
58 serial@b2000000 {
59 compatible = "arm,pl011", "arm,primecell";
60 reg = <0xb2000000 0x1000>;
Shiraz Hashim86edd7b2012-08-03 16:00:18 +0530[diff] [blame]61 interrupts = <8>;
62 interrupt-parent = <&shirq>;
Viresh Kumarc5fa4fd2012-03-23 00:17:43 +0530[diff] [blame]63 status = "disabled";
64 };
65
66 serial@b2080000 {
67 compatible = "arm,pl011", "arm,primecell";
68 reg = <0xb2080000 0x1000>;
Shiraz Hashim86edd7b2012-08-03 16:00:18 +0530[diff] [blame]69 interrupts = <9>;
70 interrupt-parent = <&shirq>;
Viresh Kumarc5fa4fd2012-03-23 00:17:43 +0530[diff] [blame]71 status = "disabled";
72 };
73
74 serial@b2100000 {
75 compatible = "arm,pl011", "arm,primecell";
76 reg = <0xb2100000 0x1000>;
Shiraz Hashim86edd7b2012-08-03 16:00:18 +0530[diff] [blame]77 interrupts = <10>;
78 interrupt-parent = <&shirq>;
Viresh Kumarc5fa4fd2012-03-23 00:17:43 +0530[diff] [blame]79 status = "disabled";
80 };
81
82 serial@b2180000 {
83 compatible = "arm,pl011", "arm,primecell";
84 reg = <0xb2180000 0x1000>;
Shiraz Hashim86edd7b2012-08-03 16:00:18 +0530[diff] [blame]85 interrupts = <11>;
86 interrupt-parent = <&shirq>;
Viresh Kumarc5fa4fd2012-03-23 00:17:43 +0530[diff] [blame]87 status = "disabled";
88 };
89
90 serial@b2200000 {
91 compatible = "arm,pl011", "arm,primecell";
92 reg = <0xb2200000 0x1000>;
Shiraz Hashim86edd7b2012-08-03 16:00:18 +0530[diff] [blame]93 interrupts = <12>;
94 interrupt-parent = <&shirq>;
Viresh Kumarc5fa4fd2012-03-23 00:17:43 +0530[diff] [blame]95 status = "disabled";
96 };
Viresh Kumar4ddb1c22012-10-27 15:21:39 +0530[diff] [blame]97
98 gpiopinctrl: gpio@b4000000 {
99 compatible = "st,spear-plgpio";
100 reg = <0xb4000000 0x1000>;
101 #interrupt-cells = <1>;
102 interrupt-controller;
103 gpio-controller;
104 #gpio-cells = <2>;
Haojian Zhuang86853c82013-02-17 19:42:47 +0800[diff] [blame]105 gpio-ranges = <&pinmux 0 0 102>;
Viresh Kumar4ddb1c22012-10-27 15:21:39 +0530[diff] [blame]106 status = "disabled";
107
108 st-plgpio,ngpio = <102>;
109 st-plgpio,enb-reg = <0x10>;
110 st-plgpio,wdata-reg = <0x20>;
111 st-plgpio,dir-reg = <0x30>;
112 st-plgpio,ie-reg = <0x50>;
113 st-plgpio,rdata-reg = <0x40>;
114 st-plgpio,mis-reg = <0x60>;
115 };
Viresh Kumarc5fa4fd2012-03-23 00:17:43 +0530[diff] [blame]116 };
117 };
118};