blob: 8c81547c29f568e8196537111891c19820b288f3 [file] [log] [blame]
Simon Horman7b42a992014-04-18 08:05:50 +09001* Renesas R8A7779 Clock Pulse Generator (CPG)
2
3The CPG generates core clocks for the R8A7779. It includes one PLL and
Geert Uytterhoevenb31fc902015-08-04 14:28:04 +02004several fixed ratio dividers.
5The CPG also provides a Clock Domain for SoC devices, in combination with the
6CPG Module Stop (MSTP) Clocks.
Simon Horman7b42a992014-04-18 08:05:50 +09007
8Required Properties:
9
10 - compatible: Must be "renesas,r8a7779-cpg-clocks"
11 - reg: Base address and length of the memory resource used by the CPG
12
13 - clocks: Reference to the parent clock
14 - #clock-cells: Must be 1
15 - clock-output-names: The names of the clocks. Supported clocks are "plla",
16 "z", "zs", "s", "s1", "p", "b", "out".
Geert Uytterhoevenb31fc902015-08-04 14:28:04 +020017 - #power-domain-cells: Must be 0
18
19SoC devices that are part of the CPG/MSTP Clock Domain and can be power-managed
20through an MSTP clock should refer to the CPG device node in their
21"power-domains" property, as documented by the generic PM domain bindings in
22Documentation/devicetree/bindings/power/power_domain.txt.
Simon Horman7b42a992014-04-18 08:05:50 +090023
24
Geert Uytterhoevenb31fc902015-08-04 14:28:04 +020025Examples
26--------
27
28 - CPG device node:
Simon Horman7b42a992014-04-18 08:05:50 +090029
30 cpg_clocks: cpg_clocks@ffc80000 {
31 compatible = "renesas,r8a7779-cpg-clocks";
Geert Uytterhoevenb31fc902015-08-04 14:28:04 +020032 reg = <0xffc80000 0x30>;
Simon Horman7b42a992014-04-18 08:05:50 +090033 clocks = <&extal_clk>;
34 #clock-cells = <1>;
35 clock-output-names = "plla", "z", "zs", "s", "s1", "p",
36 "b", "out";
Geert Uytterhoevenb31fc902015-08-04 14:28:04 +020037 #power-domain-cells = <0>;
38 };
39
40
41 - CPG/MSTP Clock Domain member device node:
42
43 sata: sata@fc600000 {
44 compatible = "renesas,sata-r8a7779", "renesas,rcar-sata";
45 reg = <0xfc600000 0x2000>;
46 interrupts = <0 100 IRQ_TYPE_LEVEL_HIGH>;
47 clocks = <&mstp1_clks R8A7779_CLK_SATA>;
48 power-domains = <&cpg_clocks>;
Simon Horman7b42a992014-04-18 08:05:50 +090049 };