blob: 097072c5a852f22e7aab76750b4bb4de709a7bc3 [file] [log] [blame]
Dan Williamsb94d5232015-05-19 22:54:31 -04001/*
2 * libnvdimm - Non-volatile-memory Devices Subsystem
3 *
4 * Copyright(c) 2013-2015 Intel Corporation. All rights reserved.
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of version 2 of the GNU General Public License as
8 * published by the Free Software Foundation.
9 *
10 * This program is distributed in the hope that it will be useful, but
11 * WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
13 * General Public License for more details.
14 */
15#ifndef __LIBNVDIMM_H__
16#define __LIBNVDIMM_H__
Ross Zwisler047fc8a2015-06-25 04:21:02 -040017#include <linux/kernel.h>
Dan Williams62232e452015-06-08 14:27:06 -040018#include <linux/sizes.h>
19#include <linux/types.h>
Dan Williamsfaec6f82017-06-06 11:10:51 -070020#include <linux/uuid.h>
Dave Jiangaa9ad442017-08-23 12:48:26 -070021#include <linux/spinlock.h>
22
23struct badrange_entry {
24 u64 start;
25 u64 length;
26 struct list_head list;
27};
28
29struct badrange {
30 struct list_head list;
31 spinlock_t lock;
32};
Dan Williamse6dfb2d2015-04-25 03:56:17 -040033
34enum {
35 /* when a dimm supports both PMEM and BLK access a label is required */
Dan Williams8f078b32017-05-04 14:01:24 -070036 NDD_ALIASING = 0,
Dan Williams58138822015-06-23 20:08:34 -040037 /* unarmed memory devices may not persist writes */
Dan Williams8f078b32017-05-04 14:01:24 -070038 NDD_UNARMED = 1,
39 /* locked memory devices should not be accessed */
40 NDD_LOCKED = 2,
Dan Williams62232e452015-06-08 14:27:06 -040041
42 /* need to set a limit somewhere, but yes, this is likely overkill */
43 ND_IOCTL_MAX_BUFLEN = SZ_4M,
Dan Williams4577b062016-02-17 13:08:58 -080044 ND_CMD_MAX_ELEM = 5,
Jerry Hoemann40abf9b2016-04-11 15:02:28 -070045 ND_CMD_MAX_ENVELOPE = 256,
Dan Williams1f7df6f2015-06-09 20:13:14 -040046 ND_MAX_MAPPINGS = 32,
Dan Williams1b40e092015-05-01 13:34:01 -040047
Dan Williams004f1af2015-08-24 19:20:23 -040048 /* region flag indicating to direct-map persistent memory by default */
49 ND_REGION_PAGEMAP = 0,
Dave Jiang06e8ccd2018-01-31 12:45:38 -070050 /*
51 * Platform ensures entire CPU store data path is flushed to pmem on
52 * system power loss.
53 */
54 ND_REGION_PERSIST_CACHE = 1,
Dave Jiang30e6d7b2018-01-31 12:45:43 -070055 /*
56 * Platform provides mechanisms to automatically flush outstanding
57 * write data from memory controler to pmem on system power loss.
58 * (ADR)
59 */
60 ND_REGION_PERSIST_MEMCTRL = 2,
Dan Williams004f1af2015-08-24 19:20:23 -040061
Dan Williams1b40e092015-05-01 13:34:01 -040062 /* mark newly adjusted resources as requiring a label update */
63 DPA_RESOURCE_ADJUSTED = 1 << 0,
Dan Williamse6dfb2d2015-04-25 03:56:17 -040064};
65
Dan Williams45def222015-04-26 19:26:48 -040066extern struct attribute_group nvdimm_bus_attribute_group;
Dan Williams62232e452015-06-08 14:27:06 -040067extern struct attribute_group nvdimm_attribute_group;
Dan Williams4d88a972015-05-31 14:41:48 -040068extern struct attribute_group nd_device_attribute_group;
Toshi Kani74ae66c2015-06-19 12:18:34 -060069extern struct attribute_group nd_numa_attribute_group;
Dan Williams1f7df6f2015-06-09 20:13:14 -040070extern struct attribute_group nd_region_attribute_group;
71extern struct attribute_group nd_mapping_attribute_group;
Dan Williams45def222015-04-26 19:26:48 -040072
Dan Williamsb94d5232015-05-19 22:54:31 -040073struct nvdimm;
74struct nvdimm_bus_descriptor;
75typedef int (*ndctl_fn)(struct nvdimm_bus_descriptor *nd_desc,
76 struct nvdimm *nvdimm, unsigned int cmd, void *buf,
Dan Williamsaef25332016-02-12 17:01:11 -080077 unsigned int buf_len, int *cmd_rc);
Dan Williamsb94d5232015-05-19 22:54:31 -040078
Oliver O'Halloran1ff19f42018-04-06 15:21:13 +100079struct device_node;
Dan Williamsb94d5232015-05-19 22:54:31 -040080struct nvdimm_bus_descriptor {
Dan Williams45def222015-04-26 19:26:48 -040081 const struct attribute_group **attr_groups;
Jerry Hoemann7db5bb32017-06-30 20:53:24 -070082 unsigned long bus_dsm_mask;
Dan Williamse3654ec2016-04-28 16:17:07 -070083 unsigned long cmd_mask;
Dan Williamsbc9775d2016-07-21 20:03:19 -070084 struct module *module;
Dan Williamsb94d5232015-05-19 22:54:31 -040085 char *provider_name;
Oliver O'Halloran1ff19f42018-04-06 15:21:13 +100086 struct device_node *of_node;
Dan Williamsb94d5232015-05-19 22:54:31 -040087 ndctl_fn ndctl;
Dan Williams7ae0fa432016-02-19 12:16:34 -080088 int (*flush_probe)(struct nvdimm_bus_descriptor *nd_desc);
Dan Williams87bf5722016-02-22 21:50:31 -080089 int (*clear_to_send)(struct nvdimm_bus_descriptor *nd_desc,
90 struct nvdimm *nvdimm, unsigned int cmd);
Dan Williamsb94d5232015-05-19 22:54:31 -040091};
92
Dan Williams62232e452015-06-08 14:27:06 -040093struct nd_cmd_desc {
94 int in_num;
95 int out_num;
96 u32 in_sizes[ND_CMD_MAX_ELEM];
97 int out_sizes[ND_CMD_MAX_ELEM];
98};
99
Dan Williamseaf96152015-05-01 13:11:27 -0400100struct nd_interleave_set {
Dan Williamsc12c48c2017-06-04 10:59:15 +0900101 /* v1.1 definition of the interleave-set-cookie algorithm */
102 u64 cookie1;
103 /* v1.2 definition of the interleave-set-cookie algorithm */
104 u64 cookie2;
Dan Williams86ef58a2017-02-28 18:32:48 -0800105 /* compatibility with initial buggy Linux implementation */
106 u64 altcookie;
Dan Williamsfaec6f82017-06-06 11:10:51 -0700107
108 guid_t type_guid;
Dan Williamseaf96152015-05-01 13:11:27 -0400109};
110
Dan Williams44c462e2016-09-19 16:38:50 -0700111struct nd_mapping_desc {
112 struct nvdimm *nvdimm;
113 u64 start;
114 u64 size;
Dan Williams401c0a12017-08-04 17:20:16 -0700115 int position;
Dan Williams44c462e2016-09-19 16:38:50 -0700116};
117
Dan Williams1f7df6f2015-06-09 20:13:14 -0400118struct nd_region_desc {
119 struct resource *res;
Dan Williams44c462e2016-09-19 16:38:50 -0700120 struct nd_mapping_desc *mapping;
Dan Williams1f7df6f2015-06-09 20:13:14 -0400121 u16 num_mappings;
122 const struct attribute_group **attr_groups;
Dan Williamseaf96152015-05-01 13:11:27 -0400123 struct nd_interleave_set *nd_set;
Dan Williams1f7df6f2015-06-09 20:13:14 -0400124 void *provider_data;
Vishal Verma5212e112015-06-25 04:20:32 -0400125 int num_lanes;
Toshi Kani41d7a6d2015-06-19 12:18:33 -0600126 int numa_node;
Dan Williams004f1af2015-08-24 19:20:23 -0400127 unsigned long flags;
Oliver O'Halloran1ff19f42018-04-06 15:21:13 +1000128 struct device_node *of_node;
Dan Williams1f7df6f2015-06-09 20:13:14 -0400129};
130
Dan Williams29b9aa02016-06-06 17:42:38 -0700131struct device;
132void *devm_nvdimm_memremap(struct device *dev, resource_size_t offset,
133 size_t size, unsigned long flags);
134static inline void __iomem *devm_nvdimm_ioremap(struct device *dev,
135 resource_size_t offset, size_t size)
136{
137 return (void __iomem *) devm_nvdimm_memremap(dev, offset, size, 0);
138}
139
Dan Williams62232e452015-06-08 14:27:06 -0400140struct nvdimm_bus;
Dan Williams3d880022015-05-31 15:02:11 -0400141struct module;
Ross Zwisler047fc8a2015-06-25 04:21:02 -0400142struct device;
143struct nd_blk_region;
144struct nd_blk_region_desc {
145 int (*enable)(struct nvdimm_bus *nvdimm_bus, struct device *dev);
Ross Zwisler047fc8a2015-06-25 04:21:02 -0400146 int (*do_io)(struct nd_blk_region *ndbr, resource_size_t dpa,
147 void *iobuf, u64 len, int rw);
148 struct nd_region_desc ndr_desc;
149};
150
151static inline struct nd_blk_region_desc *to_blk_region_desc(
152 struct nd_region_desc *ndr_desc)
153{
154 return container_of(ndr_desc, struct nd_blk_region_desc, ndr_desc);
155
156}
157
Dave Jiangaa9ad442017-08-23 12:48:26 -0700158void badrange_init(struct badrange *badrange);
159int badrange_add(struct badrange *badrange, u64 addr, u64 length);
160void badrange_forget(struct badrange *badrange, phys_addr_t start,
161 unsigned int len);
162int nvdimm_bus_add_badrange(struct nvdimm_bus *nvdimm_bus, u64 addr,
163 u64 length);
Dan Williamsbc9775d2016-07-21 20:03:19 -0700164struct nvdimm_bus *nvdimm_bus_register(struct device *parent,
165 struct nvdimm_bus_descriptor *nfit_desc);
Dan Williamsb94d5232015-05-19 22:54:31 -0400166void nvdimm_bus_unregister(struct nvdimm_bus *nvdimm_bus);
Dan Williams45def222015-04-26 19:26:48 -0400167struct nvdimm_bus *to_nvdimm_bus(struct device *dev);
Dan Williamse6dfb2d2015-04-25 03:56:17 -0400168struct nvdimm *to_nvdimm(struct device *dev);
Dan Williams1f7df6f2015-06-09 20:13:14 -0400169struct nd_region *to_nd_region(struct device *dev);
Dan Williams243f29f2018-04-02 13:14:25 -0700170struct device *nd_region_dev(struct nd_region *nd_region);
Ross Zwisler047fc8a2015-06-25 04:21:02 -0400171struct nd_blk_region *to_nd_blk_region(struct device *dev);
Dan Williams45def222015-04-26 19:26:48 -0400172struct nvdimm_bus_descriptor *to_nd_desc(struct nvdimm_bus *nvdimm_bus);
Vishal Verma37b137f2016-07-23 21:51:42 -0700173struct device *to_nvdimm_bus_dev(struct nvdimm_bus *nvdimm_bus);
Dan Williamse6dfb2d2015-04-25 03:56:17 -0400174const char *nvdimm_name(struct nvdimm *nvdimm);
Dan Williamsba9c8dd2016-08-22 19:28:37 -0700175struct kobject *nvdimm_kobj(struct nvdimm *nvdimm);
Dan Williamse3654ec2016-04-28 16:17:07 -0700176unsigned long nvdimm_cmd_mask(struct nvdimm *nvdimm);
Dan Williamse6dfb2d2015-04-25 03:56:17 -0400177void *nvdimm_provider_data(struct nvdimm *nvdimm);
178struct nvdimm *nvdimm_create(struct nvdimm_bus *nvdimm_bus, void *provider_data,
Dan Williams62232e452015-06-08 14:27:06 -0400179 const struct attribute_group **groups, unsigned long flags,
Dan Williamse5ae3b22016-06-07 17:00:04 -0700180 unsigned long cmd_mask, int num_flush,
181 struct resource *flush_wpq);
Dan Williams62232e452015-06-08 14:27:06 -0400182const struct nd_cmd_desc *nd_cmd_dimm_desc(int cmd);
183const struct nd_cmd_desc *nd_cmd_bus_desc(int cmd);
184u32 nd_cmd_in_size(struct nvdimm *nvdimm, int cmd,
185 const struct nd_cmd_desc *desc, int idx, void *buf);
186u32 nd_cmd_out_size(struct nvdimm *nvdimm, int cmd,
187 const struct nd_cmd_desc *desc, int idx, const u32 *in_field,
Dan Williamsefda1b5d2016-12-06 09:10:12 -0800188 const u32 *out_field, unsigned long remainder);
Dan Williams4d88a972015-05-31 14:41:48 -0400189int nvdimm_bus_check_dimm_count(struct nvdimm_bus *nvdimm_bus, int dimm_count);
Dan Williams1f7df6f2015-06-09 20:13:14 -0400190struct nd_region *nvdimm_pmem_region_create(struct nvdimm_bus *nvdimm_bus,
191 struct nd_region_desc *ndr_desc);
192struct nd_region *nvdimm_blk_region_create(struct nvdimm_bus *nvdimm_bus,
193 struct nd_region_desc *ndr_desc);
194struct nd_region *nvdimm_volatile_region_create(struct nvdimm_bus *nvdimm_bus,
195 struct nd_region_desc *ndr_desc);
Ross Zwisler047fc8a2015-06-25 04:21:02 -0400196void *nd_region_provider_data(struct nd_region *nd_region);
197void *nd_blk_region_provider_data(struct nd_blk_region *ndbr);
198void nd_blk_region_set_provider_data(struct nd_blk_region *ndbr, void *data);
199struct nvdimm *nd_blk_region_to_dimm(struct nd_blk_region *ndbr);
Dan Williamsca6a4652017-01-13 20:36:58 -0800200unsigned long nd_blk_memremap_flags(struct nd_blk_region *ndbr);
Ross Zwisler047fc8a2015-06-25 04:21:02 -0400201unsigned int nd_region_acquire_lane(struct nd_region *nd_region);
202void nd_region_release_lane(struct nd_region *nd_region, unsigned int lane);
Dan Williamseaf96152015-05-01 13:11:27 -0400203u64 nd_fletcher64(void *addr, size_t len, bool le);
Dan Williamsf284a4f2016-07-07 19:44:50 -0700204void nvdimm_flush(struct nd_region *nd_region);
205int nvdimm_has_flush(struct nd_region *nd_region);
Dan Williams0b277962017-06-09 09:46:50 -0700206int nvdimm_has_cache(struct nd_region *nd_region);
Robin Murphy5deb67f2017-08-31 12:27:09 +0100207
208#ifdef CONFIG_ARCH_HAS_PMEM_API
209#define ARCH_MEMREMAP_PMEM MEMREMAP_WB
210void arch_wb_cache_pmem(void *addr, size_t size);
211void arch_invalidate_pmem(void *addr, size_t size);
212#else
213#define ARCH_MEMREMAP_PMEM MEMREMAP_WT
214static inline void arch_wb_cache_pmem(void *addr, size_t size)
215{
216}
217static inline void arch_invalidate_pmem(void *addr, size_t size)
218{
219}
220#endif
221
Dan Williamsb94d5232015-05-19 22:54:31 -0400222#endif /* __LIBNVDIMM_H__ */