arch/m32r/platforms/opsput/setup.c - kernel/msm-4.9 - Gitiles

 /*
  *  linux/arch/m32r/platforms/opsput/setup.c
  *
  *  Setup routines for Renesas OPSPUT Board
  *
  *  Copyright (c) 2002-2005
  * 	Hiroyuki Kondo, Hirokazu Takata,
  *      Hitoshi Yamamoto, Takeo Takahashi, Mamoru Sakugawa
  *
  *  This file is subject to the terms and conditions of the GNU General
  *  Public License.  See the file "COPYING" in the main directory of this
  *  archive for more details.
  */

 #include <linux/irq.h>
 #include <linux/kernel.h>
 #include <linux/init.h>
 #include <linux/platform_device.h>

 #include <asm/system.h>
 #include <asm/m32r.h>
 #include <asm/io.h>

 /*
  * OPSP Interrupt Control Unit (Level 1)
  */
 #define irq2port(x) (M32R_ICU_CR1_PORTL + ((x - 1) * sizeof(unsigned long)))

 icu_data_t icu_data[OPSPUT_NUM_CPU_IRQ];

 static void disable_opsput_irq(unsigned int irq)
 {
 	unsigned long port, data;

 	port = irq2port(irq);
 	data = icu_data[irq].icucr|M32R_ICUCR_ILEVEL7;
 	outl(data, port);
 }

 static void enable_opsput_irq(unsigned int irq)
 {
 	unsigned long port, data;

 	port = irq2port(irq);
 	data = icu_data[irq].icucr|M32R_ICUCR_IEN|M32R_ICUCR_ILEVEL6;
 	outl(data, port);
 }

 static void mask_opsput(struct irq_data *data)
 {
 	disable_opsput_irq(data->irq);
 }

 static void unmask_opsput(struct irq_data *data)
 {
 	enable_opsput_irq(data->irq);
 }

 static void shutdown_opsput(struct irq_data *data)
 {
 	unsigned long port;

 	port = irq2port(data->irq);
 	outl(M32R_ICUCR_ILEVEL7, port);
 }

 static struct irq_chip opsput_irq_type =
 {
 	.name		= "OPSPUT-IRQ",
 	.irq_shutdown	= shutdown_opsput,
 	.irq_mask	= mask_opsput,
 	.irq_unmask	= unmask_opsput,
 };

 /*
  * Interrupt Control Unit of PLD on OPSPUT (Level 2)
  */
 #define irq2pldirq(x)		((x) - OPSPUT_PLD_IRQ_BASE)
 #define pldirq2port(x)		(unsigned long)((int)PLD_ICUCR1 + \
 				 (((x) - 1) * sizeof(unsigned short)))

 typedef struct {
 	unsigned short icucr;  /* ICU Control Register */
 } pld_icu_data_t;

 static pld_icu_data_t pld_icu_data[OPSPUT_NUM_PLD_IRQ];

 static void disable_opsput_pld_irq(unsigned int irq)
 {
 	unsigned long port, data;
 	unsigned int pldirq;

 	pldirq = irq2pldirq(irq);
 	port = pldirq2port(pldirq);
 	data = pld_icu_data[pldirq].icucr|PLD_ICUCR_ILEVEL7;
 	outw(data, port);
 }

 static void enable_opsput_pld_irq(unsigned int irq)
 {
 	unsigned long port, data;
 	unsigned int pldirq;

 	pldirq = irq2pldirq(irq);
 	port = pldirq2port(pldirq);
 	data = pld_icu_data[pldirq].icucr|PLD_ICUCR_IEN|PLD_ICUCR_ILEVEL6;
 	outw(data, port);
 }

 static void mask_opsput_pld(struct irq_data *data)
 {
 	disable_opsput_pld_irq(data->irq);
 }

 static void unmask_opsput_pld(struct irq_data *data)
 {
 	enable_opsput_pld_irq(data->irq);
 	enable_opsput_irq(M32R_IRQ_INT1);
 }

 static void shutdown_opsput_pld(struct irq_data *data)
 {
 	unsigned long port;
 	unsigned int pldirq;

 	pldirq = irq2pldirq(data->irq);
 	port = pldirq2port(pldirq);
 	outw(PLD_ICUCR_ILEVEL7, port);
 }

 static struct irq_chip opsput_pld_irq_type =
 {
 	.name		= "OPSPUT-PLD-IRQ",
 	.irq_shutdown	= shutdown_opsput_pld,
 	.irq_mask	= mask_opsput_pld,
 	.irq_unmask	= unmask_opsput_pld,
 };

 /*
  * Interrupt Control Unit of PLD on OPSPUT-LAN (Level 2)
  */
 #define irq2lanpldirq(x)	((x) - OPSPUT_LAN_PLD_IRQ_BASE)
 #define lanpldirq2port(x)	(unsigned long)((int)OPSPUT_LAN_ICUCR1 + \
 				 (((x) - 1) * sizeof(unsigned short)))

 static pld_icu_data_t lanpld_icu_data[OPSPUT_NUM_LAN_PLD_IRQ];

 static void disable_opsput_lanpld_irq(unsigned int irq)
 {
 	unsigned long port, data;
 	unsigned int pldirq;

 	pldirq = irq2lanpldirq(irq);
 	port = lanpldirq2port(pldirq);
 	data = lanpld_icu_data[pldirq].icucr|PLD_ICUCR_ILEVEL7;
 	outw(data, port);
 }

 static void enable_opsput_lanpld_irq(unsigned int irq)
 {
 	unsigned long port, data;
 	unsigned int pldirq;

 	pldirq = irq2lanpldirq(irq);
 	port = lanpldirq2port(pldirq);
 	data = lanpld_icu_data[pldirq].icucr|PLD_ICUCR_IEN|PLD_ICUCR_ILEVEL6;
 	outw(data, port);
 }

 static void mask_opsput_lanpld(struct irq_data *data)
 {
 	disable_opsput_lanpld_irq(data->irq);
 }

 static void unmask_opsput_lanpld(struct irq_data *data)
 {
 	enable_opsput_lanpld_irq(data->irq);
 	enable_opsput_irq(M32R_IRQ_INT0);
 }

 static void shutdown_opsput_lanpld(struct irq_data *data)
 {
 	unsigned long port;
 	unsigned int pldirq;

 	pldirq = irq2lanpldirq(data->irq);
 	port = lanpldirq2port(pldirq);
 	outw(PLD_ICUCR_ILEVEL7, port);
 }

 static struct irq_chip opsput_lanpld_irq_type =
 {
 	.name		= "OPSPUT-PLD-LAN-IRQ",
 	.irq_shutdown	= shutdown_opsput_lanpld,
 	.irq_mask	= mask_opsput_lanpld,
 	.irq_unmask	= unmask_opsput_lanpld,
 };

 /*
  * Interrupt Control Unit of PLD on OPSPUT-LCD (Level 2)
  */
 #define irq2lcdpldirq(x)	((x) - OPSPUT_LCD_PLD_IRQ_BASE)
 #define lcdpldirq2port(x)	(unsigned long)((int)OPSPUT_LCD_ICUCR1 + \
 				 (((x) - 1) * sizeof(unsigned short)))

 static pld_icu_data_t lcdpld_icu_data[OPSPUT_NUM_LCD_PLD_IRQ];

 static void disable_opsput_lcdpld_irq(unsigned int irq)
 {
 	unsigned long port, data;
 	unsigned int pldirq;

 	pldirq = irq2lcdpldirq(irq);
 	port = lcdpldirq2port(pldirq);
 	data = lcdpld_icu_data[pldirq].icucr|PLD_ICUCR_ILEVEL7;
 	outw(data, port);
 }

 static void enable_opsput_lcdpld_irq(unsigned int irq)
 {
 	unsigned long port, data;
 	unsigned int pldirq;

 	pldirq = irq2lcdpldirq(irq);
 	port = lcdpldirq2port(pldirq);
 	data = lcdpld_icu_data[pldirq].icucr|PLD_ICUCR_IEN|PLD_ICUCR_ILEVEL6;
 	outw(data, port);
 }

 static void mask_opsput_lcdpld(struct irq_data *data)
 {
 	disable_opsput_lcdpld_irq(data->irq);
 }

 static void unmask_opsput_lcdpld(struct irq_data *data)
 {
 	enable_opsput_lcdpld_irq(data->irq);
 	enable_opsput_irq(M32R_IRQ_INT2);
 }

 static void shutdown_opsput_lcdpld(struct irq_data *data)
 {
 	unsigned long port;
 	unsigned int pldirq;

 	pldirq = irq2lcdpldirq(data->irq);
 	port = lcdpldirq2port(pldirq);
 	outw(PLD_ICUCR_ILEVEL7, port);
 }

 static struct irq_chip opsput_lcdpld_irq_type = {
 	.name		= "OPSPUT-PLD-LCD-IRQ",
 	.irq_shutdown	= shutdown_opsput_lcdpld,
 	.irq_mask	= mask_opsput_lcdpld,
 	.irq_unmask	= unmask_opsput_lcdpld,
 };

 void __init init_IRQ(void)
 {
 #if defined(CONFIG_SMC91X)
 	/* INT#0: LAN controller on OPSPUT-LAN (SMC91C111)*/
 	set_irq_chip_and_handler(OPSPUT_LAN_IRQ_LAN, &opsput_lanpld_irq_type,
 				 handle_level_irq);
 	lanpld_icu_data[irq2lanpldirq(OPSPUT_LAN_IRQ_LAN)].icucr = PLD_ICUCR_IEN|PLD_ICUCR_ISMOD02;	/* "H" edge sense */
 	disable_opsput_lanpld_irq(OPSPUT_LAN_IRQ_LAN);
 #endif  /* CONFIG_SMC91X */

 	/* MFT2 : system timer */
 	set_irq_chip_and_handler(M32R_IRQ_MFT2, &opsput_irq_type,
 				 handle_level_irq);
 	icu_data[M32R_IRQ_MFT2].icucr = M32R_ICUCR_IEN;
 	disable_opsput_irq(M32R_IRQ_MFT2);

 	/* SIO0 : receive */
 	set_irq_chip_and_handler(M32R_IRQ_SIO0_R, &opsput_irq_type,
 				 handle_level_irq);
 	icu_data[M32R_IRQ_SIO0_R].icucr = 0;
 	disable_opsput_irq(M32R_IRQ_SIO0_R);

 	/* SIO0 : send */
 	set_irq_chip_and_handler(M32R_IRQ_SIO0_S, &opsput_irq_type,
 				 handle_level_irq);
 	icu_data[M32R_IRQ_SIO0_S].icucr = 0;
 	disable_opsput_irq(M32R_IRQ_SIO0_S);

 	/* SIO1 : receive */
 	set_irq_chip_and_handler(M32R_IRQ_SIO1_R, &opsput_irq_type,
 				 handle_level_irq);
 	icu_data[M32R_IRQ_SIO1_R].icucr = 0;
 	disable_opsput_irq(M32R_IRQ_SIO1_R);

 	/* SIO1 : send */
 	set_irq_chip_and_handler(M32R_IRQ_SIO1_S, &opsput_irq_type,
 				 handle_level_irq);
 	icu_data[M32R_IRQ_SIO1_S].icucr = 0;
 	disable_opsput_irq(M32R_IRQ_SIO1_S);

 	/* DMA1 : */
 	set_irq_chip_and_handler(M32R_IRQ_DMA1, &opsput_irq_type,
 				 handle_level_irq);
 	icu_data[M32R_IRQ_DMA1].icucr = 0;
 	disable_opsput_irq(M32R_IRQ_DMA1);

 #ifdef CONFIG_SERIAL_M32R_PLDSIO
 	/* INT#1: SIO0 Receive on PLD */
 	set_irq_chip_and_handler(PLD_IRQ_SIO0_RCV, &opsput_pld_irq_type,
 				 handle_level_irq);
 	pld_icu_data[irq2pldirq(PLD_IRQ_SIO0_RCV)].icucr = PLD_ICUCR_IEN|PLD_ICUCR_ISMOD03;
 	disable_opsput_pld_irq(PLD_IRQ_SIO0_RCV);

 	/* INT#1: SIO0 Send on PLD */
 	set_irq_chip_and_handler(PLD_IRQ_SIO0_SND, &opsput_pld_irq_type,
 				 handle_level_irq);
 	pld_icu_data[irq2pldirq(PLD_IRQ_SIO0_SND)].icucr = PLD_ICUCR_IEN|PLD_ICUCR_ISMOD03;
 	disable_opsput_pld_irq(PLD_IRQ_SIO0_SND);
 #endif  /* CONFIG_SERIAL_M32R_PLDSIO */

 	/* INT#1: CFC IREQ on PLD */
 	set_irq_chip_and_handler(PLD_IRQ_CFIREQ, &opsput_pld_irq_type,
 				 handle_level_irq);
 	pld_icu_data[irq2pldirq(PLD_IRQ_CFIREQ)].icucr = PLD_ICUCR_IEN|PLD_ICUCR_ISMOD01;	/* 'L' level sense */
 	disable_opsput_pld_irq(PLD_IRQ_CFIREQ);

 	/* INT#1: CFC Insert on PLD */
 	set_irq_chip_and_handler(PLD_IRQ_CFC_INSERT, &opsput_pld_irq_type,
 				 handle_level_irq);
 	pld_icu_data[irq2pldirq(PLD_IRQ_CFC_INSERT)].icucr = PLD_ICUCR_IEN|PLD_ICUCR_ISMOD00;	/* 'L' edge sense */
 	disable_opsput_pld_irq(PLD_IRQ_CFC_INSERT);

 	/* INT#1: CFC Eject on PLD */
 	set_irq_chip_and_handler(PLD_IRQ_CFC_EJECT, &opsput_pld_irq_type,
 				 handle_level_irq);
 	pld_icu_data[irq2pldirq(PLD_IRQ_CFC_EJECT)].icucr = PLD_ICUCR_IEN|PLD_ICUCR_ISMOD02;	/* 'H' edge sense */
 	disable_opsput_pld_irq(PLD_IRQ_CFC_EJECT);

 	/*
 	 * INT0# is used for LAN, DIO
 	 * We enable it here.
 	 */
 	icu_data[M32R_IRQ_INT0].icucr = M32R_ICUCR_IEN|M32R_ICUCR_ISMOD11;
 	enable_opsput_irq(M32R_IRQ_INT0);

 	/*
 	 * INT1# is used for UART, MMC, CF Controller in FPGA.
 	 * We enable it here.
 	 */
 	icu_data[M32R_IRQ_INT1].icucr = M32R_ICUCR_IEN|M32R_ICUCR_ISMOD11;
 	enable_opsput_irq(M32R_IRQ_INT1);

 #if defined(CONFIG_USB)
 	outw(USBCR_OTGS, USBCR);	/* USBCR: non-OTG */
 	set_irq_chip_and_handler(OPSPUT_LCD_IRQ_USB_INT1,
 				 &opsput_lcdpld_irq_type, handle_level_irq);
 	lcdpld_icu_data[irq2lcdpldirq(OPSPUT_LCD_IRQ_USB_INT1)].icucr = PLD_ICUCR_IEN|PLD_ICUCR_ISMOD01;	/* "L" level sense */
 	disable_opsput_lcdpld_irq(OPSPUT_LCD_IRQ_USB_INT1);
 #endif
 	/*
 	 * INT2# is used for BAT, USB, AUDIO
 	 * We enable it here.
 	 */
 	icu_data[M32R_IRQ_INT2].icucr = M32R_ICUCR_IEN|M32R_ICUCR_ISMOD01;
 	enable_opsput_irq(M32R_IRQ_INT2);

 #if defined(CONFIG_VIDEO_M32R_AR)
 	/*
 	 * INT3# is used for AR
 	 */
 	set_irq_chip_and_handler(M32R_IRQ_INT3, &opsput_irq_type,
 				 handle_level_irq);
 	icu_data[M32R_IRQ_INT3].icucr = M32R_ICUCR_IEN|M32R_ICUCR_ISMOD10;
 	disable_opsput_irq(M32R_IRQ_INT3);
 #endif /* CONFIG_VIDEO_M32R_AR */
 }

 #if defined(CONFIG_SMC91X)

 #define LAN_IOSTART     0x300
 #define LAN_IOEND       0x320
 static struct resource smc91x_resources[] = {
 	[0] = {
 		.start  = (LAN_IOSTART),
 		.end    = (LAN_IOEND),
 		.flags  = IORESOURCE_MEM,
 	},
 	[1] = {
 		.start  = OPSPUT_LAN_IRQ_LAN,
 		.end    = OPSPUT_LAN_IRQ_LAN,
 		.flags  = IORESOURCE_IRQ,
 	}
 };

 static struct platform_device smc91x_device = {
 	.name		= "smc91x",
 	.id		= 0,
 	.num_resources  = ARRAY_SIZE(smc91x_resources),
 	.resource       = smc91x_resources,
 };
 #endif

 #if defined(CONFIG_FB_S1D13XXX)

 #include <video/s1d13xxxfb.h>
 #include <asm/s1d13806.h>

 static struct s1d13xxxfb_pdata s1d13xxxfb_data = {
 	.initregs		= s1d13xxxfb_initregs,
 	.initregssize		= ARRAY_SIZE(s1d13xxxfb_initregs),
 	.platform_init_video	= NULL,
 #ifdef CONFIG_PM
 	.platform_suspend_video	= NULL,
 	.platform_resume_video	= NULL,
 #endif
 };

 static struct resource s1d13xxxfb_resources[] = {
 	[0] = {
 		.start  = 0x10600000UL,
 		.end    = 0x1073FFFFUL,
 		.flags  = IORESOURCE_MEM,
 	},
 	[1] = {
 		.start  = 0x10400000UL,
 		.end    = 0x104001FFUL,
 		.flags  = IORESOURCE_MEM,
 	}
 };

 static struct platform_device s1d13xxxfb_device = {
 	.name		= S1D_DEVICENAME,
 	.id		= 0,
 	.dev            = {
 		.platform_data  = &s1d13xxxfb_data,
 	},
 	.num_resources  = ARRAY_SIZE(s1d13xxxfb_resources),
 	.resource       = s1d13xxxfb_resources,
 };
 #endif

 static int __init platform_init(void)
 {
 #if defined(CONFIG_SMC91X)
 	platform_device_register(&smc91x_device);
 #endif
 #if defined(CONFIG_FB_S1D13XXX)
 	platform_device_register(&s1d13xxxfb_device);
 #endif
 	return 0;
 }
 arch_initcall(platform_init);
	/*
	* linux/arch/m32r/platforms/opsput/setup.c
	*
	* Setup routines for Renesas OPSPUT Board
	*
	* Copyright (c) 2002-2005
	* Hiroyuki Kondo, Hirokazu Takata,
	* Hitoshi Yamamoto, Takeo Takahashi, Mamoru Sakugawa
	*
	* This file is subject to the terms and conditions of the GNU General
	* Public License. See the file "COPYING" in the main directory of this
	* archive for more details.
	*/

	#include <linux/irq.h>
	#include <linux/kernel.h>
	#include <linux/init.h>
	#include <linux/platform_device.h>

	#include <asm/system.h>
	#include <asm/m32r.h>
	#include <asm/io.h>

	/*
	* OPSP Interrupt Control Unit (Level 1)
	*/
	#define irq2port(x) (M32R_ICU_CR1_PORTL + ((x - 1) * sizeof(unsigned long)))

	icu_data_t icu_data[OPSPUT_NUM_CPU_IRQ];

	static void disable_opsput_irq(unsigned int irq)
	{
	unsigned long port, data;

	port = irq2port(irq);
	data = icu_data[irq].icucr\|M32R_ICUCR_ILEVEL7;
	outl(data, port);
	}

	static void enable_opsput_irq(unsigned int irq)
	{
	unsigned long port, data;

	port = irq2port(irq);
	data = icu_data[irq].icucr\|M32R_ICUCR_IEN\|M32R_ICUCR_ILEVEL6;
	outl(data, port);
	}

	static void mask_opsput(struct irq_data *data)
	{
	disable_opsput_irq(data->irq);
	}

	static void unmask_opsput(struct irq_data *data)
	{
	enable_opsput_irq(data->irq);
	}

	static void shutdown_opsput(struct irq_data *data)
	{
	unsigned long port;

	port = irq2port(data->irq);
	outl(M32R_ICUCR_ILEVEL7, port);
	}

	static struct irq_chip opsput_irq_type =
	{
	.name = "OPSPUT-IRQ",
	.irq_shutdown = shutdown_opsput,
	.irq_mask = mask_opsput,
	.irq_unmask = unmask_opsput,
	};

	/*
	* Interrupt Control Unit of PLD on OPSPUT (Level 2)
	*/
	#define irq2pldirq(x) ((x) - OPSPUT_PLD_IRQ_BASE)
	#define pldirq2port(x) (unsigned long)((int)PLD_ICUCR1 + \
	(((x) - 1) * sizeof(unsigned short)))

	typedef struct {
	unsigned short icucr; /* ICU Control Register */
	} pld_icu_data_t;

	static pld_icu_data_t pld_icu_data[OPSPUT_NUM_PLD_IRQ];

	static void disable_opsput_pld_irq(unsigned int irq)
	{
	unsigned long port, data;
	unsigned int pldirq;

	pldirq = irq2pldirq(irq);
	port = pldirq2port(pldirq);
	data = pld_icu_data[pldirq].icucr\|PLD_ICUCR_ILEVEL7;
	outw(data, port);
	}

	static void enable_opsput_pld_irq(unsigned int irq)
	{
	unsigned long port, data;
	unsigned int pldirq;

	pldirq = irq2pldirq(irq);
	port = pldirq2port(pldirq);
	data = pld_icu_data[pldirq].icucr\|PLD_ICUCR_IEN\|PLD_ICUCR_ILEVEL6;
	outw(data, port);
	}

	static void mask_opsput_pld(struct irq_data *data)
	{
	disable_opsput_pld_irq(data->irq);
	}

	static void unmask_opsput_pld(struct irq_data *data)
	{
	enable_opsput_pld_irq(data->irq);
	enable_opsput_irq(M32R_IRQ_INT1);
	}

	static void shutdown_opsput_pld(struct irq_data *data)
	{
	unsigned long port;
	unsigned int pldirq;

	pldirq = irq2pldirq(data->irq);
	port = pldirq2port(pldirq);
	outw(PLD_ICUCR_ILEVEL7, port);
	}

	static struct irq_chip opsput_pld_irq_type =
	{
	.name = "OPSPUT-PLD-IRQ",
	.irq_shutdown = shutdown_opsput_pld,
	.irq_mask = mask_opsput_pld,
	.irq_unmask = unmask_opsput_pld,
	};

	/*
	* Interrupt Control Unit of PLD on OPSPUT-LAN (Level 2)
	*/
	#define irq2lanpldirq(x) ((x) - OPSPUT_LAN_PLD_IRQ_BASE)
	#define lanpldirq2port(x) (unsigned long)((int)OPSPUT_LAN_ICUCR1 + \
	(((x) - 1) * sizeof(unsigned short)))

	static pld_icu_data_t lanpld_icu_data[OPSPUT_NUM_LAN_PLD_IRQ];

	static void disable_opsput_lanpld_irq(unsigned int irq)
	{
	unsigned long port, data;
	unsigned int pldirq;

	pldirq = irq2lanpldirq(irq);
	port = lanpldirq2port(pldirq);
	data = lanpld_icu_data[pldirq].icucr\|PLD_ICUCR_ILEVEL7;
	outw(data, port);
	}

	static void enable_opsput_lanpld_irq(unsigned int irq)
	{
	unsigned long port, data;
	unsigned int pldirq;

	pldirq = irq2lanpldirq(irq);
	port = lanpldirq2port(pldirq);
	data = lanpld_icu_data[pldirq].icucr\|PLD_ICUCR_IEN\|PLD_ICUCR_ILEVEL6;
	outw(data, port);
	}

	static void mask_opsput_lanpld(struct irq_data *data)
	{
	disable_opsput_lanpld_irq(data->irq);
	}

	static void unmask_opsput_lanpld(struct irq_data *data)
	{
	enable_opsput_lanpld_irq(data->irq);
	enable_opsput_irq(M32R_IRQ_INT0);
	}

	static void shutdown_opsput_lanpld(struct irq_data *data)
	{
	unsigned long port;
	unsigned int pldirq;

	pldirq = irq2lanpldirq(data->irq);
	port = lanpldirq2port(pldirq);
	outw(PLD_ICUCR_ILEVEL7, port);
	}

	static struct irq_chip opsput_lanpld_irq_type =
	{
	.name = "OPSPUT-PLD-LAN-IRQ",
	.irq_shutdown = shutdown_opsput_lanpld,
	.irq_mask = mask_opsput_lanpld,
	.irq_unmask = unmask_opsput_lanpld,
	};

	/*
	* Interrupt Control Unit of PLD on OPSPUT-LCD (Level 2)
	*/
	#define irq2lcdpldirq(x) ((x) - OPSPUT_LCD_PLD_IRQ_BASE)
	#define lcdpldirq2port(x) (unsigned long)((int)OPSPUT_LCD_ICUCR1 + \
	(((x) - 1) * sizeof(unsigned short)))

	static pld_icu_data_t lcdpld_icu_data[OPSPUT_NUM_LCD_PLD_IRQ];

	static void disable_opsput_lcdpld_irq(unsigned int irq)
	{
	unsigned long port, data;
	unsigned int pldirq;

	pldirq = irq2lcdpldirq(irq);
	port = lcdpldirq2port(pldirq);
	data = lcdpld_icu_data[pldirq].icucr\|PLD_ICUCR_ILEVEL7;
	outw(data, port);
	}

	static void enable_opsput_lcdpld_irq(unsigned int irq)
	{
	unsigned long port, data;
	unsigned int pldirq;

	pldirq = irq2lcdpldirq(irq);
	port = lcdpldirq2port(pldirq);
	data = lcdpld_icu_data[pldirq].icucr\|PLD_ICUCR_IEN\|PLD_ICUCR_ILEVEL6;
	outw(data, port);
	}

	static void mask_opsput_lcdpld(struct irq_data *data)
	{
	disable_opsput_lcdpld_irq(data->irq);
	}

	static void unmask_opsput_lcdpld(struct irq_data *data)
	{
	enable_opsput_lcdpld_irq(data->irq);
	enable_opsput_irq(M32R_IRQ_INT2);
	}

	static void shutdown_opsput_lcdpld(struct irq_data *data)
	{
	unsigned long port;
	unsigned int pldirq;

	pldirq = irq2lcdpldirq(data->irq);
	port = lcdpldirq2port(pldirq);
	outw(PLD_ICUCR_ILEVEL7, port);
	}

	static struct irq_chip opsput_lcdpld_irq_type = {
	.name = "OPSPUT-PLD-LCD-IRQ",
	.irq_shutdown = shutdown_opsput_lcdpld,
	.irq_mask = mask_opsput_lcdpld,
	.irq_unmask = unmask_opsput_lcdpld,
	};

	void __init init_IRQ(void)
	{
	#if defined(CONFIG_SMC91X)
	/* INT#0: LAN controller on OPSPUT-LAN (SMC91C111)*/
	set_irq_chip_and_handler(OPSPUT_LAN_IRQ_LAN, &opsput_lanpld_irq_type,
	handle_level_irq);
	lanpld_icu_data[irq2lanpldirq(OPSPUT_LAN_IRQ_LAN)].icucr = PLD_ICUCR_IEN\|PLD_ICUCR_ISMOD02; /* "H" edge sense */
	disable_opsput_lanpld_irq(OPSPUT_LAN_IRQ_LAN);
	#endif /* CONFIG_SMC91X */

	/* MFT2 : system timer */
	set_irq_chip_and_handler(M32R_IRQ_MFT2, &opsput_irq_type,
	handle_level_irq);
	icu_data[M32R_IRQ_MFT2].icucr = M32R_ICUCR_IEN;
	disable_opsput_irq(M32R_IRQ_MFT2);

	/* SIO0 : receive */
	set_irq_chip_and_handler(M32R_IRQ_SIO0_R, &opsput_irq_type,
	handle_level_irq);
	icu_data[M32R_IRQ_SIO0_R].icucr = 0;
	disable_opsput_irq(M32R_IRQ_SIO0_R);

	/* SIO0 : send */
	set_irq_chip_and_handler(M32R_IRQ_SIO0_S, &opsput_irq_type,
	handle_level_irq);
	icu_data[M32R_IRQ_SIO0_S].icucr = 0;
	disable_opsput_irq(M32R_IRQ_SIO0_S);

	/* SIO1 : receive */
	set_irq_chip_and_handler(M32R_IRQ_SIO1_R, &opsput_irq_type,
	handle_level_irq);
	icu_data[M32R_IRQ_SIO1_R].icucr = 0;
	disable_opsput_irq(M32R_IRQ_SIO1_R);

	/* SIO1 : send */
	set_irq_chip_and_handler(M32R_IRQ_SIO1_S, &opsput_irq_type,
	handle_level_irq);
	icu_data[M32R_IRQ_SIO1_S].icucr = 0;
	disable_opsput_irq(M32R_IRQ_SIO1_S);

	/* DMA1 : */
	set_irq_chip_and_handler(M32R_IRQ_DMA1, &opsput_irq_type,
	handle_level_irq);
	icu_data[M32R_IRQ_DMA1].icucr = 0;
	disable_opsput_irq(M32R_IRQ_DMA1);

	#ifdef CONFIG_SERIAL_M32R_PLDSIO
	/* INT#1: SIO0 Receive on PLD */
	set_irq_chip_and_handler(PLD_IRQ_SIO0_RCV, &opsput_pld_irq_type,
	handle_level_irq);
	pld_icu_data[irq2pldirq(PLD_IRQ_SIO0_RCV)].icucr = PLD_ICUCR_IEN\|PLD_ICUCR_ISMOD03;
	disable_opsput_pld_irq(PLD_IRQ_SIO0_RCV);

	/* INT#1: SIO0 Send on PLD */
	set_irq_chip_and_handler(PLD_IRQ_SIO0_SND, &opsput_pld_irq_type,
	handle_level_irq);
	pld_icu_data[irq2pldirq(PLD_IRQ_SIO0_SND)].icucr = PLD_ICUCR_IEN\|PLD_ICUCR_ISMOD03;
	disable_opsput_pld_irq(PLD_IRQ_SIO0_SND);
	#endif /* CONFIG_SERIAL_M32R_PLDSIO */

	/* INT#1: CFC IREQ on PLD */
	set_irq_chip_and_handler(PLD_IRQ_CFIREQ, &opsput_pld_irq_type,
	handle_level_irq);
	pld_icu_data[irq2pldirq(PLD_IRQ_CFIREQ)].icucr = PLD_ICUCR_IEN\|PLD_ICUCR_ISMOD01; /* 'L' level sense */
	disable_opsput_pld_irq(PLD_IRQ_CFIREQ);

	/* INT#1: CFC Insert on PLD */
	set_irq_chip_and_handler(PLD_IRQ_CFC_INSERT, &opsput_pld_irq_type,
	handle_level_irq);
	pld_icu_data[irq2pldirq(PLD_IRQ_CFC_INSERT)].icucr = PLD_ICUCR_IEN\|PLD_ICUCR_ISMOD00; /* 'L' edge sense */
	disable_opsput_pld_irq(PLD_IRQ_CFC_INSERT);

	/* INT#1: CFC Eject on PLD */
	set_irq_chip_and_handler(PLD_IRQ_CFC_EJECT, &opsput_pld_irq_type,
	handle_level_irq);
	pld_icu_data[irq2pldirq(PLD_IRQ_CFC_EJECT)].icucr = PLD_ICUCR_IEN\|PLD_ICUCR_ISMOD02; /* 'H' edge sense */
	disable_opsput_pld_irq(PLD_IRQ_CFC_EJECT);

	/*
	* INT0# is used for LAN, DIO
	* We enable it here.
	*/
	icu_data[M32R_IRQ_INT0].icucr = M32R_ICUCR_IEN\|M32R_ICUCR_ISMOD11;
	enable_opsput_irq(M32R_IRQ_INT0);

	/*
	* INT1# is used for UART, MMC, CF Controller in FPGA.
	* We enable it here.
	*/
	icu_data[M32R_IRQ_INT1].icucr = M32R_ICUCR_IEN\|M32R_ICUCR_ISMOD11;
	enable_opsput_irq(M32R_IRQ_INT1);

	#if defined(CONFIG_USB)
	outw(USBCR_OTGS, USBCR); /* USBCR: non-OTG */
	set_irq_chip_and_handler(OPSPUT_LCD_IRQ_USB_INT1,
	&opsput_lcdpld_irq_type, handle_level_irq);
	lcdpld_icu_data[irq2lcdpldirq(OPSPUT_LCD_IRQ_USB_INT1)].icucr = PLD_ICUCR_IEN\|PLD_ICUCR_ISMOD01; /* "L" level sense */
	disable_opsput_lcdpld_irq(OPSPUT_LCD_IRQ_USB_INT1);
	#endif
	/*
	* INT2# is used for BAT, USB, AUDIO
	* We enable it here.
	*/
	icu_data[M32R_IRQ_INT2].icucr = M32R_ICUCR_IEN\|M32R_ICUCR_ISMOD01;
	enable_opsput_irq(M32R_IRQ_INT2);

	#if defined(CONFIG_VIDEO_M32R_AR)
	/*
	* INT3# is used for AR
	*/
	set_irq_chip_and_handler(M32R_IRQ_INT3, &opsput_irq_type,
	handle_level_irq);
	icu_data[M32R_IRQ_INT3].icucr = M32R_ICUCR_IEN\|M32R_ICUCR_ISMOD10;
	disable_opsput_irq(M32R_IRQ_INT3);
	#endif /* CONFIG_VIDEO_M32R_AR */
	}

	#if defined(CONFIG_SMC91X)

	#define LAN_IOSTART 0x300
	#define LAN_IOEND 0x320
	static struct resource smc91x_resources[] = {
	[0] = {
	.start = (LAN_IOSTART),
	.end = (LAN_IOEND),
	.flags = IORESOURCE_MEM,
	},
	[1] = {
	.start = OPSPUT_LAN_IRQ_LAN,
	.end = OPSPUT_LAN_IRQ_LAN,
	.flags = IORESOURCE_IRQ,
	}
	};

	static struct platform_device smc91x_device = {
	.name = "smc91x",
	.id = 0,
	.num_resources = ARRAY_SIZE(smc91x_resources),
	.resource = smc91x_resources,
	};
	#endif

	#if defined(CONFIG_FB_S1D13XXX)

	#include <video/s1d13xxxfb.h>
	#include <asm/s1d13806.h>

	static struct s1d13xxxfb_pdata s1d13xxxfb_data = {
	.initregs = s1d13xxxfb_initregs,
	.initregssize = ARRAY_SIZE(s1d13xxxfb_initregs),
	.platform_init_video = NULL,
	#ifdef CONFIG_PM
	.platform_suspend_video = NULL,
	.platform_resume_video = NULL,
	#endif
	};

	static struct resource s1d13xxxfb_resources[] = {
	[0] = {
	.start = 0x10600000UL,
	.end = 0x1073FFFFUL,
	.flags = IORESOURCE_MEM,
	},
	[1] = {
	.start = 0x10400000UL,
	.end = 0x104001FFUL,
	.flags = IORESOURCE_MEM,
	}
	};

	static struct platform_device s1d13xxxfb_device = {
	.name = S1D_DEVICENAME,
	.id = 0,
	.dev = {
	.platform_data = &s1d13xxxfb_data,
	},
	.num_resources = ARRAY_SIZE(s1d13xxxfb_resources),
	.resource = s1d13xxxfb_resources,
	};
	#endif

	static int __init platform_init(void)
	{
	#if defined(CONFIG_SMC91X)
	platform_device_register(&smc91x_device);
	#endif
	#if defined(CONFIG_FB_S1D13XXX)
	platform_device_register(&s1d13xxxfb_device);
	#endif
	return 0;
	}
	arch_initcall(platform_init);