blob: cedda8f1e5ebf4931583976254e91f5f27189ef0 [file] [log] [blame]
MyungJoo Hama3c98b82011-10-02 00:19:15 +02001menuconfig PM_DEVFREQ
2 bool "Generic Dynamic Voltage and Frequency Scaling (DVFS) support"
Pranith Kumar83fe27e2014-12-05 11:24:45 -05003 select SRCU
MyungJoo Hama3c98b82011-10-02 00:19:15 +02004 help
MyungJoo Ham6c81f902011-11-14 23:31:35 +01005 A device may have a list of frequencies and voltages available.
6 devfreq, a generic DVFS framework can be registered for a device
7 in order to let the governor provided to devfreq choose an
8 operating frequency based on the device driver's policy.
MyungJoo Hama3c98b82011-10-02 00:19:15 +02009
MyungJoo Ham6c81f902011-11-14 23:31:35 +010010 Each device may have its own governor and policy. Devfreq can
MyungJoo Hama3c98b82011-10-02 00:19:15 +020011 reevaluate the device state periodically and/or based on the
MyungJoo Ham6c81f902011-11-14 23:31:35 +010012 notification to "nb", a notifier block, of devfreq.
MyungJoo Hama3c98b82011-10-02 00:19:15 +020013
MyungJoo Ham6c81f902011-11-14 23:31:35 +010014 Like some CPUs with CPUfreq, a device may have multiple clocks.
MyungJoo Hama3c98b82011-10-02 00:19:15 +020015 However, because the clock frequencies of a single device are
MyungJoo Ham6c81f902011-11-14 23:31:35 +010016 determined by the single device's state, an instance of devfreq
MyungJoo Hama3c98b82011-10-02 00:19:15 +020017 is attached to a single device and returns a "representative"
MyungJoo Ham6c81f902011-11-14 23:31:35 +010018 clock frequency of the device, which is also attached
19 to a device by 1-to-1. The device registering devfreq takes the
Masanari Iida6b2aac42012-04-14 00:14:11 +090020 responsibility to "interpret" the representative frequency and
MyungJoo Hama3c98b82011-10-02 00:19:15 +020021 to set its every clock accordingly with the "target" callback
MyungJoo Ham6c81f902011-11-14 23:31:35 +010022 given to devfreq.
23
24 When OPP is used with the devfreq device, it is recommended to
25 register devfreq's nb to the OPP's notifier head. If OPP is
26 used with the devfreq device, you may use OPP helper
27 functions defined in devfreq.h.
MyungJoo Hama3c98b82011-10-02 00:19:15 +020028
29if PM_DEVFREQ
30
MyungJoo Hamce26c5b2011-10-02 00:19:34 +020031comment "DEVFREQ Governors"
32
33config DEVFREQ_GOV_SIMPLE_ONDEMAND
Nishanth Menoneff607f2012-10-29 15:01:46 -050034 tristate "Simple Ondemand"
MyungJoo Hamce26c5b2011-10-02 00:19:34 +020035 help
36 Chooses frequency based on the recent load on the device. Works
37 similar as ONDEMAND governor of CPUFREQ does. A device with
38 Simple-Ondemand should be able to provide busy/total counter
39 values that imply the usage rate. A device may provide tuned
40 values to the governor with data field at devfreq_add_device().
41
42config DEVFREQ_GOV_PERFORMANCE
Nishanth Menoneff607f2012-10-29 15:01:46 -050043 tristate "Performance"
MyungJoo Hamce26c5b2011-10-02 00:19:34 +020044 help
45 Sets the frequency at the maximum available frequency.
46 This governor always returns UINT_MAX as frequency so that
47 the DEVFREQ framework returns the highest frequency available
48 at any time.
49
50config DEVFREQ_GOV_POWERSAVE
Nishanth Menoneff607f2012-10-29 15:01:46 -050051 tristate "Powersave"
MyungJoo Hamce26c5b2011-10-02 00:19:34 +020052 help
53 Sets the frequency at the minimum available frequency.
54 This governor always returns 0 as frequency so that
55 the DEVFREQ framework returns the lowest frequency available
56 at any time.
57
58config DEVFREQ_GOV_USERSPACE
Nishanth Menoneff607f2012-10-29 15:01:46 -050059 tristate "Userspace"
MyungJoo Hamce26c5b2011-10-02 00:19:34 +020060 help
61 Sets the frequency at the user specified one.
62 This governor returns the user configured frequency if there
63 has been an input to /sys/devices/.../power/devfreq_set_freq.
Geert Uytterhoeven027b6932016-03-14 16:29:02 +010064 Otherwise, the governor does not change the frequency
MyungJoo Hamce26c5b2011-10-02 00:19:34 +020065 given at the initialization.
66
MyungJoo Hama3c98b82011-10-02 00:19:15 +020067comment "DEVFREQ Drivers"
68
Chanwoo Choi07222492015-11-03 19:04:16 +090069config ARM_EXYNOS_BUS_DEVFREQ
70 bool "ARM EXYNOS Generic Memory Bus DEVFREQ Driver"
71 depends on ARCH_EXYNOS
72 select DEVFREQ_GOV_SIMPLE_ONDEMAND
73 select DEVFREQ_EVENT_EXYNOS_PPMU
74 select PM_DEVFREQ_EVENT
75 select PM_OPP
76 help
77 This adds the common DEVFREQ driver for Exynos Memory bus. Exynos
78 Memory bus has one more group of memory bus (e.g, MIF and INT block).
79 Each memory bus group could contain many memoby bus block. It reads
80 PPMU counters of memory controllers by using DEVFREQ-event device
81 and adjusts the operating frequencies and voltages with OPP support.
82 This does not yet operate with optimal voltages.
83
MyungJoo Ham7b405032011-07-14 10:33:55 +090084config ARM_EXYNOS4_BUS_DEVFREQ
85 bool "ARM Exynos4210/4212/4412 Memory Bus DEVFREQ Driver"
Sachin Kamatba7abeb2014-01-22 14:18:32 +053086 depends on (CPU_EXYNOS4210 || SOC_EXYNOS4212 || SOC_EXYNOS4412) && !ARCH_MULTIPLATFORM
MyungJoo Ham7b405032011-07-14 10:33:55 +090087 select DEVFREQ_GOV_SIMPLE_ONDEMAND
Chanwoo Choib0d50682014-03-20 11:59:11 +090088 select PM_OPP
MyungJoo Ham7b405032011-07-14 10:33:55 +090089 help
90 This adds the DEVFREQ driver for Exynos4210 memory bus (vdd_int)
91 and Exynos4212/4412 memory interface and bus (vdd_mif + vdd_int).
92 It reads PPMU counters of memory controllers and adjusts
93 the operating frequencies and voltages with OPP support.
Paul Bollecb7063f2014-05-21 22:37:34 +020094 This does not yet operate with optimal voltages.
MyungJoo Ham7b405032011-07-14 10:33:55 +090095
Abhilash Kesavan6ccce692013-02-04 17:44:48 +053096config ARM_EXYNOS5_BUS_DEVFREQ
Punit Agrawal81da57e2014-07-18 15:09:54 +010097 tristate "ARM Exynos5250 Bus DEVFREQ Driver"
Abhilash Kesavan6ccce692013-02-04 17:44:48 +053098 depends on SOC_EXYNOS5250
Abhilash Kesavan6ccce692013-02-04 17:44:48 +053099 select DEVFREQ_GOV_SIMPLE_ONDEMAND
Chanwoo Choiae29fa12014-03-20 11:59:13 +0900100 select PM_OPP
Abhilash Kesavan6ccce692013-02-04 17:44:48 +0530101 help
102 This adds the DEVFREQ driver for Exynos5250 bus interface (vdd_int).
103 It reads PPMU counters of memory controllers and adjusts the
104 operating frequencies and voltages with OPP support.
105
Tomeu Vizoso6234f382014-11-24 13:28:17 +0100106config ARM_TEGRA_DEVFREQ
107 tristate "Tegra DEVFREQ Driver"
108 depends on ARCH_TEGRA_124_SOC
109 select DEVFREQ_GOV_SIMPLE_ONDEMAND
110 select PM_OPP
111 help
112 This adds the DEVFREQ driver for the Tegra family of SoCs.
113 It reads ACTMON counters of memory controllers and adjusts the
114 operating frequencies and voltages with OPP support.
115
Chanwoo Choif262f282015-01-26 13:16:27 +0900116source "drivers/devfreq/event/Kconfig"
117
MyungJoo Hama3c98b82011-10-02 00:19:15 +0200118endif # PM_DEVFREQ