blob: a5be153d92d46cf52e43703e83c3880b01a5abd1 [file] [log] [blame]
Stephen M. Cameronedd16362009-12-08 14:09:11 -08001/*
2 * Disk Array driver for HP Smart Array SAS controllers
Don Brace94c7bc32016-02-23 15:16:46 -06003 * Copyright 2016 Microsemi Corporation
Don Brace1358f6d2015-07-18 11:12:38 -05004 * Copyright 2014-2015 PMC-Sierra, Inc.
5 * Copyright 2000,2009-2015 Hewlett-Packard Development Company, L.P.
Stephen M. Cameronedd16362009-12-08 14:09:11 -08006 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License as published by
9 * the Free Software Foundation; version 2 of the License.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, GOOD TITLE or
14 * NON INFRINGEMENT. See the GNU General Public License for more details.
15 *
Don Brace94c7bc32016-02-23 15:16:46 -060016 * Questions/Comments/Bugfixes to esc.storagedev@microsemi.com
Stephen M. Cameronedd16362009-12-08 14:09:11 -080017 *
18 */
19#ifndef HPSA_CMD_H
20#define HPSA_CMD_H
21
22/* general boundary defintions */
23#define SENSEINFOBYTES 32 /* may vary between hbas */
Stephen M. Camerond66ae082012-01-19 14:00:48 -060024#define SG_ENTRIES_IN_CMD 32 /* Max SG entries excluding chain blocks */
Stephen M. Cameron33a2ffc2010-02-25 14:03:27 -060025#define HPSA_SG_CHAIN 0x80000000
Matt Gatese1d9cbf2014-02-18 13:55:12 -060026#define HPSA_SG_LAST 0x40000000
Stephen M. Cameronedd16362009-12-08 14:09:11 -080027#define MAXREPLYQS 256
28
29/* Command Status value */
30#define CMD_SUCCESS 0x0000
31#define CMD_TARGET_STATUS 0x0001
32#define CMD_DATA_UNDERRUN 0x0002
33#define CMD_DATA_OVERRUN 0x0003
34#define CMD_INVALID 0x0004
35#define CMD_PROTOCOL_ERR 0x0005
36#define CMD_HARDWARE_ERR 0x0006
37#define CMD_CONNECTION_LOST 0x0007
38#define CMD_ABORTED 0x0008
39#define CMD_ABORT_FAILED 0x0009
40#define CMD_UNSOLICITED_ABORT 0x000A
41#define CMD_TIMEOUT 0x000B
42#define CMD_UNABORTABLE 0x000C
Stephen Cameron9437ac42015-04-23 09:32:16 -050043#define CMD_TMF_STATUS 0x000D
Stephen M. Cameron283b4a92014-02-18 13:55:33 -060044#define CMD_IOACCEL_DISABLED 0x000E
Webb Scales25163bd2015-04-23 09:32:00 -050045#define CMD_CTLR_LOCKUP 0xffff
46/* Note: CMD_CTLR_LOCKUP is not a value defined by the CISS spec
47 * it is a value defined by the driver that commands can be marked
48 * with when a controller lockup has been detected by the driver
49 */
Stephen M. Cameron283b4a92014-02-18 13:55:33 -060050
Stephen Cameron9437ac42015-04-23 09:32:16 -050051/* TMF function status values */
52#define CISS_TMF_COMPLETE 0x00
53#define CISS_TMF_INVALID_FRAME 0x02
54#define CISS_TMF_NOT_SUPPORTED 0x04
55#define CISS_TMF_FAILED 0x05
56#define CISS_TMF_SUCCESS 0x08
57#define CISS_TMF_WRONG_LUN 0x09
58#define CISS_TMF_OVERLAPPED_TAG 0x0a
Stephen M. Cameronedd16362009-12-08 14:09:11 -080059
60/* Unit Attentions ASC's as defined for the MSA2012sa */
61#define POWER_OR_RESET 0x29
62#define STATE_CHANGED 0x2a
63#define UNIT_ATTENTION_CLEARED 0x2f
64#define LUN_FAILED 0x3e
65#define REPORT_LUNS_CHANGED 0x3f
66
67/* Unit Attentions ASCQ's as defined for the MSA2012sa */
68
69 /* These ASCQ's defined for ASC = POWER_OR_RESET */
70#define POWER_ON_RESET 0x00
71#define POWER_ON_REBOOT 0x01
72#define SCSI_BUS_RESET 0x02
73#define MSA_TARGET_RESET 0x03
74#define CONTROLLER_FAILOVER 0x04
75#define TRANSCEIVER_SE 0x05
76#define TRANSCEIVER_LVD 0x06
77
78 /* These ASCQ's defined for ASC = STATE_CHANGED */
79#define RESERVATION_PREEMPTED 0x03
80#define ASYM_ACCESS_CHANGED 0x06
81#define LUN_CAPACITY_CHANGED 0x09
82
83/* transfer direction */
84#define XFER_NONE 0x00
85#define XFER_WRITE 0x01
86#define XFER_READ 0x02
87#define XFER_RSVD 0x03
88
89/* task attribute */
90#define ATTR_UNTAGGED 0x00
91#define ATTR_SIMPLE 0x04
92#define ATTR_HEADOFQUEUE 0x05
93#define ATTR_ORDERED 0x06
94#define ATTR_ACA 0x07
95
96/* cdb type */
Scott Teel54b6e9e2014-02-18 13:56:45 -060097#define TYPE_CMD 0x00
98#define TYPE_MSG 0x01
99#define TYPE_IOACCEL2_CMD 0x81 /* 0x81 is not used by hardware */
Stephen M. Cameronedd16362009-12-08 14:09:11 -0800100
Stephen M. Cameron75167d22012-05-01 11:42:51 -0500101/* Message Types */
102#define HPSA_TASK_MANAGEMENT 0x00
103#define HPSA_RESET 0x01
104#define HPSA_SCAN 0x02
105#define HPSA_NOOP 0x03
106
107#define HPSA_CTLR_RESET_TYPE 0x00
108#define HPSA_BUS_RESET_TYPE 0x01
109#define HPSA_TARGET_RESET_TYPE 0x03
110#define HPSA_LUN_RESET_TYPE 0x04
111#define HPSA_NEXUS_RESET_TYPE 0x05
112
113/* Task Management Functions */
114#define HPSA_TMF_ABORT_TASK 0x00
115#define HPSA_TMF_ABORT_TASK_SET 0x01
116#define HPSA_TMF_CLEAR_ACA 0x02
117#define HPSA_TMF_CLEAR_TASK_SET 0x03
118#define HPSA_TMF_QUERY_TASK 0x04
119#define HPSA_TMF_QUERY_TASK_SET 0x05
120#define HPSA_TMF_QUERY_ASYNCEVENT 0x06
121
122
123
Stephen M. Cameronedd16362009-12-08 14:09:11 -0800124/* config space register offsets */
125#define CFG_VENDORID 0x00
126#define CFG_DEVICEID 0x02
127#define CFG_I2OBAR 0x10
128#define CFG_MEM1BAR 0x14
129
130/* i2o space register offsets */
131#define I2O_IBDB_SET 0x20
132#define I2O_IBDB_CLEAR 0x70
133#define I2O_INT_STATUS 0x30
134#define I2O_INT_MASK 0x34
135#define I2O_IBPOST_Q 0x40
136#define I2O_OBPOST_Q 0x44
137#define I2O_DMA1_CFG 0x214
138
139/* Configuration Table */
140#define CFGTBL_ChangeReq 0x00000001l
141#define CFGTBL_AccCmds 0x00000001l
Stephen M. Cameron1df85522010-06-16 13:51:40 -0500142#define DOORBELL_CTLR_RESET 0x00000004l
Stephen M. Cameroncf0b08d2011-05-03 14:59:46 -0500143#define DOORBELL_CTLR_RESET2 0x00000020l
Stephen M. Cameron76438d02014-02-18 13:55:43 -0600144#define DOORBELL_CLEAR_EVENTS 0x00000040l
Stephen M. Cameronedd16362009-12-08 14:09:11 -0800145
146#define CFGTBL_Trans_Simple 0x00000002l
Don Brace303932f2010-02-04 08:42:40 -0600147#define CFGTBL_Trans_Performant 0x00000004l
Matt Gatese1f7de02014-02-18 13:55:17 -0600148#define CFGTBL_Trans_io_accel1 0x00000080l
Stephen M. Cameron1f7cee82014-02-18 13:56:09 -0600149#define CFGTBL_Trans_io_accel2 0x00000100l
Stephen M. Cameron960a30e2011-02-15 15:33:03 -0600150#define CFGTBL_Trans_use_short_tags 0x20000000l
Matt Gates254f7962012-05-01 11:43:06 -0500151#define CFGTBL_Trans_enable_directed_msix (1 << 30)
Stephen M. Cameronedd16362009-12-08 14:09:11 -0800152
153#define CFGTBL_BusType_Ultra2 0x00000001l
154#define CFGTBL_BusType_Ultra3 0x00000002l
155#define CFGTBL_BusType_Fibre1G 0x00000100l
156#define CFGTBL_BusType_Fibre2G 0x00000200l
Stephen M. Cameron283b4a92014-02-18 13:55:33 -0600157
158/* VPD Inquiry types */
Stephen M. Cameron1b70150a2014-02-18 13:57:16 -0600159#define HPSA_VPD_SUPPORTED_PAGES 0x00
Stephen M. Cameron283b4a92014-02-18 13:55:33 -0600160#define HPSA_VPD_LV_DEVICE_GEOMETRY 0xC1
161#define HPSA_VPD_LV_IOACCEL_STATUS 0xC2
Stephen M. Cameron98465902014-02-21 16:25:00 -0600162#define HPSA_VPD_LV_STATUS 0xC3
Stephen M. Cameron1b70150a2014-02-18 13:57:16 -0600163#define HPSA_VPD_HEADER_SZ 4
Stephen M. Cameron283b4a92014-02-18 13:55:33 -0600164
Stephen M. Cameron98465902014-02-21 16:25:00 -0600165/* Logical volume states */
Stephen M. Cameron67955ba2014-05-29 10:54:25 -0500166#define HPSA_VPD_LV_STATUS_UNSUPPORTED 0xff
Stephen M. Cameron98465902014-02-21 16:25:00 -0600167#define HPSA_LV_OK 0x0
Scott Benesh5ca01202015-07-18 11:13:04 -0500168#define HPSA_LV_NOT_AVAILABLE 0x0b
Stephen M. Cameron98465902014-02-21 16:25:00 -0600169#define HPSA_LV_UNDERGOING_ERASE 0x0F
170#define HPSA_LV_UNDERGOING_RPI 0x12
171#define HPSA_LV_PENDING_RPI 0x13
172#define HPSA_LV_ENCRYPTED_NO_KEY 0x14
173#define HPSA_LV_PLAINTEXT_IN_ENCRYPT_ONLY_CONTROLLER 0x15
174#define HPSA_LV_UNDERGOING_ENCRYPTION 0x16
175#define HPSA_LV_UNDERGOING_ENCRYPTION_REKEYING 0x17
176#define HPSA_LV_ENCRYPTED_IN_NON_ENCRYPTED_CONTROLLER 0x18
177#define HPSA_LV_PENDING_ENCRYPTION 0x19
178#define HPSA_LV_PENDING_ENCRYPTION_REKEYING 0x1A
179
Stephen M. Cameronedd16362009-12-08 14:09:11 -0800180struct vals32 {
Stephen M. Cameron01a02ff2010-02-04 08:41:33 -0600181 u32 lower;
182 u32 upper;
Stephen M. Cameronedd16362009-12-08 14:09:11 -0800183};
184
185union u64bit {
186 struct vals32 val32;
Stephen M. Cameron01a02ff2010-02-04 08:41:33 -0600187 u64 val;
Stephen M. Cameronedd16362009-12-08 14:09:11 -0800188};
189
190/* FIXME this is a per controller value (barf!) */
Scott Teelb7ec0212011-10-26 16:21:12 -0500191#define HPSA_MAX_LUN 1024
Stephen M. Cameronedd16362009-12-08 14:09:11 -0800192#define HPSA_MAX_PHYS_LUN 1024
Scott Teelaca4a522012-01-19 14:01:19 -0600193#define MAX_EXT_TARGETS 32
Scott Teelb7ec0212011-10-26 16:21:12 -0500194#define HPSA_MAX_DEVICES (HPSA_MAX_PHYS_LUN + HPSA_MAX_LUN + \
Scott Teelaca4a522012-01-19 14:01:19 -0600195 MAX_EXT_TARGETS + 1) /* + 1 is for the controller itself */
Stephen M. Cameronedd16362009-12-08 14:09:11 -0800196
197/* SCSI-3 Commands */
198#pragma pack(1)
199
200#define HPSA_INQUIRY 0x12
201struct InquiryData {
Stephen M. Cameron01a02ff2010-02-04 08:41:33 -0600202 u8 data_byte[36];
Stephen M. Cameronedd16362009-12-08 14:09:11 -0800203};
204
205#define HPSA_REPORT_LOG 0xc2 /* Report Logical LUNs */
206#define HPSA_REPORT_PHYS 0xc3 /* Report Physical LUNs */
Matt Gatesa93aa1f2014-02-18 13:55:07 -0600207#define HPSA_REPORT_PHYS_EXTENDED 0x02
Stephen M. Cameron283b4a92014-02-18 13:55:33 -0600208#define HPSA_CISS_READ 0xc0 /* CISS Read */
209#define HPSA_GET_RAID_MAP 0xc8 /* CISS Get RAID Layout Map */
210
211#define RAID_MAP_MAX_ENTRIES 256
212
213struct raid_map_disk_data {
214 u32 ioaccel_handle; /**< Handle to access this disk via the
215 * I/O accelerator */
216 u8 xor_mult[2]; /**< XOR multipliers for this position,
217 * valid for data disks only */
218 u8 reserved[2];
219};
220
221struct raid_map_data {
Don Brace2b08b3e2015-01-23 16:41:09 -0600222 __le32 structure_size; /* Size of entire structure in bytes */
223 __le32 volume_blk_size; /* bytes / block in the volume */
224 __le64 volume_blk_cnt; /* logical blocks on the volume */
Stephen M. Cameron283b4a92014-02-18 13:55:33 -0600225 u8 phys_blk_shift; /* Shift factor to convert between
226 * units of logical blocks and physical
227 * disk blocks */
228 u8 parity_rotation_shift; /* Shift factor to convert between units
229 * of logical stripes and physical
230 * stripes */
Don Brace2b08b3e2015-01-23 16:41:09 -0600231 __le16 strip_size; /* blocks used on each disk / stripe */
232 __le64 disk_starting_blk; /* First disk block used in volume */
233 __le64 disk_blk_cnt; /* disk blocks used by volume / disk */
234 __le16 data_disks_per_row; /* data disk entries / row in the map */
235 __le16 metadata_disks_per_row;/* mirror/parity disk entries / row
Stephen M. Cameron283b4a92014-02-18 13:55:33 -0600236 * in the map */
Don Brace2b08b3e2015-01-23 16:41:09 -0600237 __le16 row_cnt; /* rows in each layout map */
238 __le16 layout_map_count; /* layout maps (1 map per mirror/parity
Stephen M. Cameron283b4a92014-02-18 13:55:33 -0600239 * group) */
Don Brace2b08b3e2015-01-23 16:41:09 -0600240 __le16 flags; /* Bit 0 set if encryption enabled */
Scott Teeldd0e19f2014-02-18 13:57:31 -0600241#define RAID_MAP_FLAG_ENCRYPT_ON 0x01
Don Brace2b08b3e2015-01-23 16:41:09 -0600242 __le16 dekindex; /* Data encryption key index. */
Scott Teeldd0e19f2014-02-18 13:57:31 -0600243 u8 reserved[16];
Stephen M. Cameron283b4a92014-02-18 13:55:33 -0600244 struct raid_map_disk_data data[RAID_MAP_MAX_ENTRIES];
245};
246
Stephen M. Cameronedd16362009-12-08 14:09:11 -0800247struct ReportLUNdata {
Stephen M. Cameron01a02ff2010-02-04 08:41:33 -0600248 u8 LUNListLength[4];
Stephen M. Cameron283b4a92014-02-18 13:55:33 -0600249 u8 extended_response_flag;
250 u8 reserved[3];
Stephen M. Cameron01a02ff2010-02-04 08:41:33 -0600251 u8 LUN[HPSA_MAX_LUN][8];
Stephen M. Cameronedd16362009-12-08 14:09:11 -0800252};
253
Stephen M. Camerond5b5d962014-05-29 10:53:34 -0500254struct ext_report_lun_entry {
255 u8 lunid[8];
Stephen Cameron41ce4c32015-04-23 09:31:47 -0500256#define MASKED_DEVICE(x) ((x)[3] & 0xC0)
Don Brace03383732015-01-23 16:43:30 -0600257#define GET_BMIC_BUS(lunid) ((lunid)[7] & 0x3F)
258#define GET_BMIC_LEVEL_TWO_TARGET(lunid) ((lunid)[6])
259#define GET_BMIC_DRIVE_NUMBER(lunid) (((GET_BMIC_BUS((lunid)) - 1) << 8) + \
260 GET_BMIC_LEVEL_TWO_TARGET((lunid)))
Stephen M. Camerond5b5d962014-05-29 10:53:34 -0500261 u8 wwid[8];
262 u8 device_type;
263 u8 device_flags;
264 u8 lun_count; /* multi-lun device, how many luns */
265 u8 redundant_paths;
266 u32 ioaccel_handle; /* ioaccel1 only uses lower 16 bits */
267};
268
Stephen M. Cameronedd16362009-12-08 14:09:11 -0800269struct ReportExtendedLUNdata {
Stephen M. Cameron01a02ff2010-02-04 08:41:33 -0600270 u8 LUNListLength[4];
271 u8 extended_response_flag;
272 u8 reserved[3];
Stephen M. Cameron92084712014-11-14 17:26:54 -0600273 struct ext_report_lun_entry LUN[HPSA_MAX_PHYS_LUN];
Stephen M. Cameronedd16362009-12-08 14:09:11 -0800274};
275
276struct SenseSubsystem_info {
Stephen M. Cameron01a02ff2010-02-04 08:41:33 -0600277 u8 reserved[36];
278 u8 portname[8];
279 u8 reserved1[1108];
Stephen M. Cameronedd16362009-12-08 14:09:11 -0800280};
281
Stephen M. Cameronedd16362009-12-08 14:09:11 -0800282/* BMIC commands */
283#define BMIC_READ 0x26
284#define BMIC_WRITE 0x27
285#define BMIC_CACHE_FLUSH 0xc2
286#define HPSA_CACHE_FLUSH 0x01 /* C2 was already being used by HPSA */
Stephen M. Camerone85c5972012-05-01 11:43:42 -0500287#define BMIC_FLASH_FIRMWARE 0xF7
Stephen M. Cameron316b2212014-02-21 16:25:15 -0600288#define BMIC_SENSE_CONTROLLER_PARAMETERS 0x64
Don Brace03383732015-01-23 16:43:30 -0600289#define BMIC_IDENTIFY_PHYSICAL_DEVICE 0x15
Scott Teel66749d02015-11-04 15:51:57 -0600290#define BMIC_IDENTIFY_CONTROLLER 0x11
Scott Teelc2adae42015-11-04 15:52:16 -0600291#define BMIC_SET_DIAG_OPTIONS 0xF4
292#define BMIC_SENSE_DIAG_OPTIONS 0xF5
Don Braced9e52fb2016-02-23 15:16:22 -0600293#define HPSA_DIAG_OPTS_DISABLE_RLD_CACHING 0x80000000
Kevin Barnettd04e62b2015-11-04 15:52:34 -0600294#define BMIC_SENSE_SUBSYSTEM_INFORMATION 0x66
Don Bracecca8f132015-12-22 10:36:48 -0600295#define BMIC_SENSE_STORAGE_BOX_PARAMS 0x65
Stephen M. Cameronedd16362009-12-08 14:09:11 -0800296
297/* Command List Structure */
298union SCSI3Addr {
299 struct {
Stephen M. Cameron01a02ff2010-02-04 08:41:33 -0600300 u8 Dev;
301 u8 Bus:6;
302 u8 Mode:2; /* b00 */
Stephen M. Cameronedd16362009-12-08 14:09:11 -0800303 } PeripDev;
304 struct {
Stephen M. Cameron01a02ff2010-02-04 08:41:33 -0600305 u8 DevLSB;
306 u8 DevMSB:6;
307 u8 Mode:2; /* b01 */
Stephen M. Cameronedd16362009-12-08 14:09:11 -0800308 } LogDev;
309 struct {
Stephen M. Cameron01a02ff2010-02-04 08:41:33 -0600310 u8 Dev:5;
311 u8 Bus:3;
312 u8 Targ:6;
313 u8 Mode:2; /* b10 */
Stephen M. Cameronedd16362009-12-08 14:09:11 -0800314 } LogUnit;
315};
316
317struct PhysDevAddr {
Stephen M. Cameron01a02ff2010-02-04 08:41:33 -0600318 u32 TargetId:24;
319 u32 Bus:6;
320 u32 Mode:2;
Stephen M. Cameronedd16362009-12-08 14:09:11 -0800321 /* 2 level target device addr */
322 union SCSI3Addr Target[2];
323};
324
325struct LogDevAddr {
Stephen M. Cameron01a02ff2010-02-04 08:41:33 -0600326 u32 VolId:30;
327 u32 Mode:2;
328 u8 reserved[4];
Stephen M. Cameronedd16362009-12-08 14:09:11 -0800329};
330
331union LUNAddr {
Stephen M. Cameron01a02ff2010-02-04 08:41:33 -0600332 u8 LunAddrBytes[8];
Stephen M. Cameronedd16362009-12-08 14:09:11 -0800333 union SCSI3Addr SCSI3Lun[4];
334 struct PhysDevAddr PhysDev;
335 struct LogDevAddr LogDev;
336};
337
338struct CommandListHeader {
Stephen M. Cameron01a02ff2010-02-04 08:41:33 -0600339 u8 ReplyQueue;
340 u8 SGList;
Don Brace2b08b3e2015-01-23 16:41:09 -0600341 __le16 SGTotal;
342 __le64 tag;
Stephen M. Cameronedd16362009-12-08 14:09:11 -0800343 union LUNAddr LUN;
344};
345
346struct RequestBlock {
Stephen M. Cameron01a02ff2010-02-04 08:41:33 -0600347 u8 CDBLen;
Stephen M. Camerona505b862014-11-14 17:27:04 -0600348 /*
349 * type_attr_dir:
350 * type: low 3 bits
351 * attr: middle 3 bits
352 * dir: high 2 bits
353 */
354 u8 type_attr_dir;
355#define TYPE_ATTR_DIR(t, a, d) ((((d) & 0x03) << 6) |\
356 (((a) & 0x07) << 3) |\
357 ((t) & 0x07))
358#define GET_TYPE(tad) ((tad) & 0x07)
359#define GET_ATTR(tad) (((tad) >> 3) & 0x07)
360#define GET_DIR(tad) (((tad) >> 6) & 0x03)
Stephen M. Cameron01a02ff2010-02-04 08:41:33 -0600361 u16 Timeout;
362 u8 CDB[16];
Stephen M. Cameronedd16362009-12-08 14:09:11 -0800363};
364
365struct ErrDescriptor {
Don Brace2b08b3e2015-01-23 16:41:09 -0600366 __le64 Addr;
367 __le32 Len;
Stephen M. Cameronedd16362009-12-08 14:09:11 -0800368};
369
370struct SGDescriptor {
Don Brace2b08b3e2015-01-23 16:41:09 -0600371 __le64 Addr;
372 __le32 Len;
373 __le32 Ext;
Stephen M. Cameronedd16362009-12-08 14:09:11 -0800374};
375
376union MoreErrInfo {
377 struct {
Stephen M. Cameron01a02ff2010-02-04 08:41:33 -0600378 u8 Reserved[3];
379 u8 Type;
380 u32 ErrorInfo;
Stephen M. Cameronedd16362009-12-08 14:09:11 -0800381 } Common_Info;
382 struct {
Stephen M. Cameron01a02ff2010-02-04 08:41:33 -0600383 u8 Reserved[2];
384 u8 offense_size; /* size of offending entry */
385 u8 offense_num; /* byte # of offense 0-base */
386 u32 offense_value;
Stephen M. Cameronedd16362009-12-08 14:09:11 -0800387 } Invalid_Cmd;
388};
389struct ErrorInfo {
Stephen M. Cameron01a02ff2010-02-04 08:41:33 -0600390 u8 ScsiStatus;
391 u8 SenseLen;
392 u16 CommandStatus;
393 u32 ResidualCnt;
Stephen M. Cameronedd16362009-12-08 14:09:11 -0800394 union MoreErrInfo MoreErrInfo;
Stephen M. Cameron01a02ff2010-02-04 08:41:33 -0600395 u8 SenseInfo[SENSEINFOBYTES];
Stephen M. Cameronedd16362009-12-08 14:09:11 -0800396};
397/* Command types */
398#define CMD_IOCTL_PEND 0x01
399#define CMD_SCSI 0x03
Matt Gatese1f7de02014-02-18 13:55:17 -0600400#define CMD_IOACCEL1 0x04
Mike Millerb66cc252014-02-18 13:56:04 -0600401#define CMD_IOACCEL2 0x05
Stephen Cameron8be986c2015-04-23 09:34:06 -0500402#define IOACCEL2_TMF 0x06
Stephen M. Cameronedd16362009-12-08 14:09:11 -0800403
Don Bracef2405db2015-01-23 16:43:09 -0600404#define DIRECT_LOOKUP_SHIFT 4
Stephen M. Camerond896f3f2011-01-06 14:47:53 -0600405#define DIRECT_LOOKUP_MASK (~((1 << DIRECT_LOOKUP_SHIFT) - 1))
Don Brace303932f2010-02-04 08:42:40 -0600406
407#define HPSA_ERROR_BIT 0x02
408struct ctlr_info; /* defined in hpsa.h */
Don Bracef2405db2015-01-23 16:43:09 -0600409/* The size of this structure needs to be divisible by 128
410 * on all architectures. The low 4 bits of the addresses
Don Brace303932f2010-02-04 08:42:40 -0600411 * are used as follows:
412 *
413 * bit 0: to device, used to indicate "performant mode" command
414 * from device, indidcates error status.
415 * bit 1-3: to device, indicates block fetch table entry for
416 * reducing DMA in fetching commands from host memory.
Don Brace303932f2010-02-04 08:42:40 -0600417 */
418
Stephen M. Cameron35d697c2014-05-29 10:52:52 -0500419#define COMMANDLIST_ALIGNMENT 128
Stephen M. Cameronedd16362009-12-08 14:09:11 -0800420struct CommandList {
421 struct CommandListHeader Header;
422 struct RequestBlock Request;
423 struct ErrDescriptor ErrDesc;
Stephen M. Camerond66ae082012-01-19 14:00:48 -0600424 struct SGDescriptor SG[SG_ENTRIES_IN_CMD];
Stephen M. Cameronedd16362009-12-08 14:09:11 -0800425 /* information associated with the command */
Stephen M. Cameron01a02ff2010-02-04 08:41:33 -0600426 u32 busaddr; /* physical addr of this record */
Stephen M. Cameronedd16362009-12-08 14:09:11 -0800427 struct ErrorInfo *err_info; /* pointer to the allocated mem */
428 struct ctlr_info *h;
429 int cmd_type;
430 long cmdindex;
Stephen M. Cameronedd16362009-12-08 14:09:11 -0800431 struct completion *waiting;
Stephen Cameron7fa30302015-01-23 16:44:30 -0600432 struct scsi_cmnd *scsi_cmd;
Don Brace080ef1c2015-01-23 16:43:25 -0600433 struct work_struct work;
Don Brace03383732015-01-23 16:43:30 -0600434
435 /*
436 * For commands using either of the two "ioaccel" paths to
437 * bypass the RAID stack and go directly to the physical disk
438 * phys_disk is a pointer to the hpsa_scsi_dev_t to which the
439 * i/o is destined. We need to store that here because the command
440 * may potentially encounter TASK SET FULL and need to be resubmitted
441 * For "normal" i/o's not using the "ioaccel" paths, phys_disk is
442 * not used.
443 */
444 struct hpsa_scsi_dev_t *phys_disk;
Webb Scalesa58e7e52015-04-23 09:34:16 -0500445
446 int abort_pending;
Webb Scalesd604f532015-04-23 09:35:22 -0500447 struct hpsa_scsi_dev_t *reset_pending;
Stephen Cameron360c73b2015-04-23 09:32:32 -0500448 atomic_t refcount; /* Must be last to avoid memset in hpsa_cmd_init() */
Stephen M. Cameron35d697c2014-05-29 10:52:52 -0500449} __aligned(COMMANDLIST_ALIGNMENT);
Stephen M. Cameronedd16362009-12-08 14:09:11 -0800450
Matt Gatese1f7de02014-02-18 13:55:17 -0600451/* Max S/G elements in I/O accelerator command */
452#define IOACCEL1_MAXSGENTRIES 24
Mike Millerb66cc252014-02-18 13:56:04 -0600453#define IOACCEL2_MAXSGENTRIES 28
Matt Gatese1f7de02014-02-18 13:55:17 -0600454
455/*
456 * Structure for I/O accelerator (mode 1) commands.
457 * Note that this structure must be 128-byte aligned in size.
458 */
Stephen M. Cameron35d697c2014-05-29 10:52:52 -0500459#define IOACCEL1_COMMANDLIST_ALIGNMENT 128
Matt Gatese1f7de02014-02-18 13:55:17 -0600460struct io_accel1_cmd {
Don Brace2b08b3e2015-01-23 16:41:09 -0600461 __le16 dev_handle; /* 0x00 - 0x01 */
Matt Gatese1f7de02014-02-18 13:55:17 -0600462 u8 reserved1; /* 0x02 */
463 u8 function; /* 0x03 */
464 u8 reserved2[8]; /* 0x04 - 0x0B */
465 u32 err_info; /* 0x0C - 0x0F */
466 u8 reserved3[2]; /* 0x10 - 0x11 */
467 u8 err_info_len; /* 0x12 */
468 u8 reserved4; /* 0x13 */
469 u8 sgl_offset; /* 0x14 */
470 u8 reserved5[7]; /* 0x15 - 0x1B */
Don Brace2b08b3e2015-01-23 16:41:09 -0600471 __le32 transfer_len; /* 0x1C - 0x1F */
Matt Gatese1f7de02014-02-18 13:55:17 -0600472 u8 reserved6[4]; /* 0x20 - 0x23 */
Don Brace2b08b3e2015-01-23 16:41:09 -0600473 __le16 io_flags; /* 0x24 - 0x25 */
Matt Gatese1f7de02014-02-18 13:55:17 -0600474 u8 reserved7[14]; /* 0x26 - 0x33 */
475 u8 LUN[8]; /* 0x34 - 0x3B */
Don Brace2b08b3e2015-01-23 16:41:09 -0600476 __le32 control; /* 0x3C - 0x3F */
Matt Gatese1f7de02014-02-18 13:55:17 -0600477 u8 CDB[16]; /* 0x40 - 0x4F */
478 u8 reserved8[16]; /* 0x50 - 0x5F */
Don Brace2b08b3e2015-01-23 16:41:09 -0600479 __le16 host_context_flags; /* 0x60 - 0x61 */
480 __le16 timeout_sec; /* 0x62 - 0x63 */
Matt Gatese1f7de02014-02-18 13:55:17 -0600481 u8 ReplyQueue; /* 0x64 */
482 u8 reserved9[3]; /* 0x65 - 0x67 */
Don Brace2b08b3e2015-01-23 16:41:09 -0600483 __le64 tag; /* 0x68 - 0x6F */
484 __le64 host_addr; /* 0x70 - 0x77 */
Matt Gatese1f7de02014-02-18 13:55:17 -0600485 u8 CISS_LUN[8]; /* 0x78 - 0x7F */
486 struct SGDescriptor SG[IOACCEL1_MAXSGENTRIES];
Stephen M. Cameron35d697c2014-05-29 10:52:52 -0500487} __aligned(IOACCEL1_COMMANDLIST_ALIGNMENT);
Matt Gatese1f7de02014-02-18 13:55:17 -0600488
489#define IOACCEL1_FUNCTION_SCSIIO 0x00
490#define IOACCEL1_SGLOFFSET 32
491
492#define IOACCEL1_IOFLAGS_IO_REQ 0x4000
493#define IOACCEL1_IOFLAGS_CDBLEN_MASK 0x001F
494#define IOACCEL1_IOFLAGS_CDBLEN_MAX 16
495
496#define IOACCEL1_CONTROL_NODATAXFER 0x00000000
497#define IOACCEL1_CONTROL_DATA_OUT 0x01000000
498#define IOACCEL1_CONTROL_DATA_IN 0x02000000
499#define IOACCEL1_CONTROL_TASKPRIO_MASK 0x00007800
500#define IOACCEL1_CONTROL_TASKPRIO_SHIFT 11
501#define IOACCEL1_CONTROL_SIMPLEQUEUE 0x00000000
502#define IOACCEL1_CONTROL_HEADOFQUEUE 0x00000100
503#define IOACCEL1_CONTROL_ORDEREDQUEUE 0x00000200
504#define IOACCEL1_CONTROL_ACA 0x00000400
505
506#define IOACCEL1_HCFLAGS_CISS_FORMAT 0x0013
507
508#define IOACCEL1_BUSADDR_CMDTYPE 0x00000060
509
Mike Millerb66cc252014-02-18 13:56:04 -0600510struct ioaccel2_sg_element {
Don Brace2b08b3e2015-01-23 16:41:09 -0600511 __le64 address;
512 __le32 length;
Mike Millerb66cc252014-02-18 13:56:04 -0600513 u8 reserved[3];
514 u8 chain_indicator;
515#define IOACCEL2_CHAIN 0x80
516};
517
518/*
519 * SCSI Response Format structure for IO Accelerator Mode 2
520 */
521struct io_accel2_scsi_response {
522 u8 IU_type;
523#define IOACCEL2_IU_TYPE_SRF 0x60
524 u8 reserved1[3];
525 u8 req_id[4]; /* request identifier */
526 u8 reserved2[4];
527 u8 serv_response; /* service response */
528#define IOACCEL2_SERV_RESPONSE_COMPLETE 0x000
529#define IOACCEL2_SERV_RESPONSE_FAILURE 0x001
530#define IOACCEL2_SERV_RESPONSE_TMF_COMPLETE 0x002
531#define IOACCEL2_SERV_RESPONSE_TMF_SUCCESS 0x003
532#define IOACCEL2_SERV_RESPONSE_TMF_REJECTED 0x004
533#define IOACCEL2_SERV_RESPONSE_TMF_WRONG_LUN 0x005
534 u8 status; /* status */
535#define IOACCEL2_STATUS_SR_TASK_COMP_GOOD 0x00
536#define IOACCEL2_STATUS_SR_TASK_COMP_CHK_COND 0x02
537#define IOACCEL2_STATUS_SR_TASK_COMP_BUSY 0x08
538#define IOACCEL2_STATUS_SR_TASK_COMP_RES_CON 0x18
539#define IOACCEL2_STATUS_SR_TASK_COMP_SET_FULL 0x28
540#define IOACCEL2_STATUS_SR_TASK_COMP_ABORTED 0x40
Scott Teelc3497752014-02-18 13:56:34 -0600541#define IOACCEL2_STATUS_SR_IOACCEL_DISABLED 0x0E
Joe Handzikc40820d2015-04-23 09:33:32 -0500542#define IOACCEL2_STATUS_SR_IO_ERROR 0x01
543#define IOACCEL2_STATUS_SR_IO_ABORTED 0x02
544#define IOACCEL2_STATUS_SR_NO_PATH_TO_DEVICE 0x03
545#define IOACCEL2_STATUS_SR_INVALID_DEVICE 0x04
546#define IOACCEL2_STATUS_SR_UNDERRUN 0x51
547#define IOACCEL2_STATUS_SR_OVERRUN 0x75
Mike Millerb66cc252014-02-18 13:56:04 -0600548 u8 data_present; /* low 2 bits */
549#define IOACCEL2_NO_DATAPRESENT 0x000
550#define IOACCEL2_RESPONSE_DATAPRESENT 0x001
551#define IOACCEL2_SENSE_DATA_PRESENT 0x002
552#define IOACCEL2_RESERVED 0x003
553 u8 sense_data_len; /* sense/response data length */
554 u8 resid_cnt[4]; /* residual count */
555 u8 sense_data_buff[32]; /* sense/response data buffer */
556};
557
Mike Millerb66cc252014-02-18 13:56:04 -0600558/*
559 * Structure for I/O accelerator (mode 2 or m2) commands.
560 * Note that this structure must be 128-byte aligned in size.
561 */
Stephen M. Cameron35d697c2014-05-29 10:52:52 -0500562#define IOACCEL2_COMMANDLIST_ALIGNMENT 128
Mike Millerb66cc252014-02-18 13:56:04 -0600563struct io_accel2_cmd {
564 u8 IU_type; /* IU Type */
Scott Teeldd0e19f2014-02-18 13:57:31 -0600565 u8 direction; /* direction, memtype, and encryption */
566#define IOACCEL2_DIRECTION_MASK 0x03 /* bits 0,1: direction */
567#define IOACCEL2_DIRECTION_MEMTYPE_MASK 0x04 /* bit 2: memtype source/dest */
568 /* 0b=PCIe, 1b=DDR */
569#define IOACCEL2_DIRECTION_ENCRYPT_MASK 0x08 /* bit 3: encryption flag */
570 /* 0=off, 1=on */
Mike Millerb66cc252014-02-18 13:56:04 -0600571 u8 reply_queue; /* Reply Queue ID */
572 u8 reserved1; /* Reserved */
Don Brace2b08b3e2015-01-23 16:41:09 -0600573 __le32 scsi_nexus; /* Device Handle */
574 __le32 Tag; /* cciss tag, lower 4 bytes only */
575 __le32 tweak_lower; /* Encryption tweak, lower 4 bytes */
Mike Millerb66cc252014-02-18 13:56:04 -0600576 u8 cdb[16]; /* SCSI Command Descriptor Block */
577 u8 cciss_lun[8]; /* 8 byte SCSI address */
Don Brace2b08b3e2015-01-23 16:41:09 -0600578 __le32 data_len; /* Total bytes to transfer */
Mike Millerb66cc252014-02-18 13:56:04 -0600579 u8 cmd_priority_task_attr; /* priority and task attrs */
580#define IOACCEL2_PRIORITY_MASK 0x78
581#define IOACCEL2_ATTR_MASK 0x07
582 u8 sg_count; /* Number of sg elements */
Don Brace2b08b3e2015-01-23 16:41:09 -0600583 __le16 dekindex; /* Data encryption key index */
584 __le64 err_ptr; /* Error Pointer */
585 __le32 err_len; /* Error Length*/
586 __le32 tweak_upper; /* Encryption tweak, upper 4 bytes */
Mike Millerb66cc252014-02-18 13:56:04 -0600587 struct ioaccel2_sg_element sg[IOACCEL2_MAXSGENTRIES];
588 struct io_accel2_scsi_response error_data;
Stephen M. Cameron35d697c2014-05-29 10:52:52 -0500589} __aligned(IOACCEL2_COMMANDLIST_ALIGNMENT);
Mike Millerb66cc252014-02-18 13:56:04 -0600590
591/*
592 * defines for Mode 2 command struct
593 * FIXME: this can't be all I need mfm
594 */
595#define IOACCEL2_IU_TYPE 0x40
Scott Teel54b6e9e2014-02-18 13:56:45 -0600596#define IOACCEL2_IU_TMF_TYPE 0x41
Mike Millerb66cc252014-02-18 13:56:04 -0600597#define IOACCEL2_DIR_NO_DATA 0x00
598#define IOACCEL2_DIR_DATA_IN 0x01
599#define IOACCEL2_DIR_DATA_OUT 0x02
Stephen Cameron8be986c2015-04-23 09:34:06 -0500600#define IOACCEL2_TMF_ABORT 0x01
Mike Millerb66cc252014-02-18 13:56:04 -0600601/*
602 * SCSI Task Management Request format for Accelerator Mode 2
603 */
604struct hpsa_tmf_struct {
605 u8 iu_type; /* Information Unit Type */
606 u8 reply_queue; /* Reply Queue ID */
607 u8 tmf; /* Task Management Function */
608 u8 reserved1; /* byte 3 Reserved */
Stephen Cameron8be986c2015-04-23 09:34:06 -0500609 __le32 it_nexus; /* SCSI I-T Nexus */
Mike Millerb66cc252014-02-18 13:56:04 -0600610 u8 lun_id[8]; /* LUN ID for TMF request */
Don Brace2b08b3e2015-01-23 16:41:09 -0600611 __le64 tag; /* cciss tag associated w/ request */
612 __le64 abort_tag; /* cciss tag of SCSI cmd or TMF to abort */
613 __le64 error_ptr; /* Error Pointer */
614 __le32 error_len; /* Error Length */
Stephen Cameron8be986c2015-04-23 09:34:06 -0500615} __aligned(IOACCEL2_COMMANDLIST_ALIGNMENT);
Mike Millerb66cc252014-02-18 13:56:04 -0600616
Stephen M. Cameronedd16362009-12-08 14:09:11 -0800617/* Configuration Table Structure */
618struct HostWrite {
Don Brace2b08b3e2015-01-23 16:41:09 -0600619 __le32 TransportRequest;
620 __le32 command_pool_addr_hi;
621 __le32 CoalIntDelay;
622 __le32 CoalIntCount;
Stephen M. Cameronedd16362009-12-08 14:09:11 -0800623};
624
Don Brace303932f2010-02-04 08:42:40 -0600625#define SIMPLE_MODE 0x02
626#define PERFORMANT_MODE 0x04
627#define MEMQ_MODE 0x08
Matt Gatese1f7de02014-02-18 13:55:17 -0600628#define IOACCEL_MODE_1 0x80
Don Brace303932f2010-02-04 08:42:40 -0600629
Stephen M. Cameron283b4a92014-02-18 13:55:33 -0600630#define DRIVER_SUPPORT_UA_ENABLE 0x00000001
631
Stephen M. Cameronedd16362009-12-08 14:09:11 -0800632struct CfgTable {
Don Brace2b08b3e2015-01-23 16:41:09 -0600633 u8 Signature[4];
634 __le32 SpecValence;
635 __le32 TransportSupport;
636 __le32 TransportActive;
637 struct HostWrite HostWrite;
638 __le32 CmdsOutMax;
639 __le32 BusTypes;
640 __le32 TransMethodOffset;
641 u8 ServerName[16];
642 __le32 HeartBeat;
643 __le32 driver_support;
644#define ENABLE_SCSI_PREFETCH 0x100
645#define ENABLE_UNIT_ATTN 0x01
646 __le32 MaxScatterGatherElements;
647 __le32 MaxLogicalUnits;
648 __le32 MaxPhysicalDevices;
649 __le32 MaxPhysicalDrivesPerLogicalUnit;
650 __le32 MaxPerformantModeCommands;
651 __le32 MaxBlockFetch;
652 __le32 PowerConservationSupport;
653 __le32 PowerConservationEnable;
654 __le32 TMFSupportFlags;
Stephen M. Cameron75167d22012-05-01 11:42:51 -0500655 u8 TMFTagMask[8];
656 u8 reserved[0x78 - 0x70];
Don Brace2b08b3e2015-01-23 16:41:09 -0600657 __le32 misc_fw_support; /* offset 0x78 */
658#define MISC_FW_DOORBELL_RESET 0x02
659#define MISC_FW_DOORBELL_RESET2 0x010
660#define MISC_FW_RAID_OFFLOAD_BASIC 0x020
661#define MISC_FW_EVENT_NOTIFY 0x080
Stephen M. Cameron580ada32011-05-03 14:59:10 -0500662 u8 driver_version[32];
Don Brace2b08b3e2015-01-23 16:41:09 -0600663 __le32 max_cached_write_size;
664 u8 driver_scratchpad[16];
665 __le32 max_error_info_length;
666 __le32 io_accel_max_embedded_sg_count;
667 __le32 io_accel_request_size_offset;
668 __le32 event_notify;
669#define HPSA_EVENT_NOTIFY_ACCEL_IO_PATH_STATE_CHANGE (1 << 30)
670#define HPSA_EVENT_NOTIFY_ACCEL_IO_PATH_CONFIG_CHANGE (1 << 31)
671 __le32 clear_event_notify;
Don Brace303932f2010-02-04 08:42:40 -0600672};
673
674#define NUM_BLOCKFETCH_ENTRIES 8
675struct TransTable_struct {
Don Brace2b08b3e2015-01-23 16:41:09 -0600676 __le32 BlockFetch[NUM_BLOCKFETCH_ENTRIES];
677 __le32 RepQSize;
678 __le32 RepQCount;
679 __le32 RepQCtrAddrLow32;
680 __le32 RepQCtrAddrHigh32;
Stephen M. Cameronf89439b2014-05-29 10:53:02 -0500681#define MAX_REPLY_QUEUES 64
Matt Gates254f7962012-05-01 11:43:06 -0500682 struct vals32 RepQAddr[MAX_REPLY_QUEUES];
Stephen M. Cameronedd16362009-12-08 14:09:11 -0800683};
684
685struct hpsa_pci_info {
686 unsigned char bus;
687 unsigned char dev_fn;
688 unsigned short domain;
Stephen M. Cameron01a02ff2010-02-04 08:41:33 -0600689 u32 board_id;
Stephen M. Cameronedd16362009-12-08 14:09:11 -0800690};
691
Scott Teel66749d02015-11-04 15:51:57 -0600692struct bmic_identify_controller {
693 u8 configured_logical_drive_count; /* offset 0 */
694 u8 pad1[153];
695 __le16 extended_logical_unit_count; /* offset 154 */
696 u8 pad2[136];
697 u8 controller_mode; /* offset 292 */
698 u8 pad3[32];
699};
700
701
Don Brace03383732015-01-23 16:43:30 -0600702struct bmic_identify_physical_device {
703 u8 scsi_bus; /* SCSI Bus number on controller */
704 u8 scsi_id; /* SCSI ID on this bus */
705 __le16 block_size; /* sector size in bytes */
706 __le32 total_blocks; /* number for sectors on drive */
707 __le32 reserved_blocks; /* controller reserved (RIS) */
708 u8 model[40]; /* Physical Drive Model */
709 u8 serial_number[40]; /* Drive Serial Number */
710 u8 firmware_revision[8]; /* drive firmware revision */
711 u8 scsi_inquiry_bits; /* inquiry byte 7 bits */
712 u8 compaq_drive_stamp; /* 0 means drive not stamped */
713 u8 last_failure_reason;
714#define BMIC_LAST_FAILURE_TOO_SMALL_IN_LOAD_CONFIG 0x01
715#define BMIC_LAST_FAILURE_ERROR_ERASING_RIS 0x02
716#define BMIC_LAST_FAILURE_ERROR_SAVING_RIS 0x03
717#define BMIC_LAST_FAILURE_FAIL_DRIVE_COMMAND 0x04
718#define BMIC_LAST_FAILURE_MARK_BAD_FAILED 0x05
719#define BMIC_LAST_FAILURE_MARK_BAD_FAILED_IN_FINISH_REMAP 0x06
720#define BMIC_LAST_FAILURE_TIMEOUT 0x07
721#define BMIC_LAST_FAILURE_AUTOSENSE_FAILED 0x08
722#define BMIC_LAST_FAILURE_MEDIUM_ERROR_1 0x09
723#define BMIC_LAST_FAILURE_MEDIUM_ERROR_2 0x0a
724#define BMIC_LAST_FAILURE_NOT_READY_BAD_SENSE 0x0b
725#define BMIC_LAST_FAILURE_NOT_READY 0x0c
726#define BMIC_LAST_FAILURE_HARDWARE_ERROR 0x0d
727#define BMIC_LAST_FAILURE_ABORTED_COMMAND 0x0e
728#define BMIC_LAST_FAILURE_WRITE_PROTECTED 0x0f
729#define BMIC_LAST_FAILURE_SPIN_UP_FAILURE_IN_RECOVER 0x10
730#define BMIC_LAST_FAILURE_REBUILD_WRITE_ERROR 0x11
731#define BMIC_LAST_FAILURE_TOO_SMALL_IN_HOT_PLUG 0x12
732#define BMIC_LAST_FAILURE_BUS_RESET_RECOVERY_ABORTED 0x13
733#define BMIC_LAST_FAILURE_REMOVED_IN_HOT_PLUG 0x14
734#define BMIC_LAST_FAILURE_INIT_REQUEST_SENSE_FAILED 0x15
735#define BMIC_LAST_FAILURE_INIT_START_UNIT_FAILED 0x16
736#define BMIC_LAST_FAILURE_INQUIRY_FAILED 0x17
737#define BMIC_LAST_FAILURE_NON_DISK_DEVICE 0x18
738#define BMIC_LAST_FAILURE_READ_CAPACITY_FAILED 0x19
739#define BMIC_LAST_FAILURE_INVALID_BLOCK_SIZE 0x1a
740#define BMIC_LAST_FAILURE_HOT_PLUG_REQUEST_SENSE_FAILED 0x1b
741#define BMIC_LAST_FAILURE_HOT_PLUG_START_UNIT_FAILED 0x1c
742#define BMIC_LAST_FAILURE_WRITE_ERROR_AFTER_REMAP 0x1d
743#define BMIC_LAST_FAILURE_INIT_RESET_RECOVERY_ABORTED 0x1e
744#define BMIC_LAST_FAILURE_DEFERRED_WRITE_ERROR 0x1f
745#define BMIC_LAST_FAILURE_MISSING_IN_SAVE_RIS 0x20
746#define BMIC_LAST_FAILURE_WRONG_REPLACE 0x21
747#define BMIC_LAST_FAILURE_GDP_VPD_INQUIRY_FAILED 0x22
748#define BMIC_LAST_FAILURE_GDP_MODE_SENSE_FAILED 0x23
749#define BMIC_LAST_FAILURE_DRIVE_NOT_IN_48BIT_MODE 0x24
750#define BMIC_LAST_FAILURE_DRIVE_TYPE_MIX_IN_HOT_PLUG 0x25
751#define BMIC_LAST_FAILURE_DRIVE_TYPE_MIX_IN_LOAD_CFG 0x26
752#define BMIC_LAST_FAILURE_PROTOCOL_ADAPTER_FAILED 0x27
753#define BMIC_LAST_FAILURE_FAULTY_ID_BAY_EMPTY 0x28
754#define BMIC_LAST_FAILURE_FAULTY_ID_BAY_OCCUPIED 0x29
755#define BMIC_LAST_FAILURE_FAULTY_ID_INVALID_BAY 0x2a
756#define BMIC_LAST_FAILURE_WRITE_RETRIES_FAILED 0x2b
757
758#define BMIC_LAST_FAILURE_SMART_ERROR_REPORTED 0x37
759#define BMIC_LAST_FAILURE_PHY_RESET_FAILED 0x38
760#define BMIC_LAST_FAILURE_ONLY_ONE_CTLR_CAN_SEE_DRIVE 0x40
761#define BMIC_LAST_FAILURE_KC_VOLUME_FAILED 0x41
762#define BMIC_LAST_FAILURE_UNEXPECTED_REPLACEMENT 0x42
763#define BMIC_LAST_FAILURE_OFFLINE_ERASE 0x80
764#define BMIC_LAST_FAILURE_OFFLINE_TOO_SMALL 0x81
765#define BMIC_LAST_FAILURE_OFFLINE_DRIVE_TYPE_MIX 0x82
766#define BMIC_LAST_FAILURE_OFFLINE_ERASE_COMPLETE 0x83
767
768 u8 flags;
769 u8 more_flags;
770 u8 scsi_lun; /* SCSI LUN for phys drive */
771 u8 yet_more_flags;
772 u8 even_more_flags;
773 __le32 spi_speed_rules;/* SPI Speed data:Ultra disable diagnose */
774 u8 phys_connector[2]; /* connector number on controller */
775 u8 phys_box_on_bus; /* phys enclosure this drive resides */
776 u8 phys_bay_in_box; /* phys drv bay this drive resides */
777 __le32 rpm; /* Drive rotational speed in rpm */
778 u8 device_type; /* type of drive */
779 u8 sata_version; /* only valid when drive_type is SATA */
780 __le64 big_total_block_count;
781 __le64 ris_starting_lba;
782 __le32 ris_size;
783 u8 wwid[20];
784 u8 controller_phy_map[32];
785 __le16 phy_count;
786 u8 phy_connected_dev_type[256];
787 u8 phy_to_drive_bay_num[256];
788 __le16 phy_to_attached_dev_index[256];
789 u8 box_index;
790 u8 reserved;
791 __le16 extra_physical_drive_flags;
792#define BMIC_PHYS_DRIVE_SUPPORTS_GAS_GAUGE(idphydrv) \
793 (idphydrv->extra_physical_drive_flags & (1 << 10))
794 u8 negotiated_link_rate[256];
795 u8 phy_to_phy_map[256];
796 u8 redundant_path_present_map;
797 u8 redundant_path_failure_map;
798 u8 active_path_number;
799 __le16 alternate_paths_phys_connector[8];
800 u8 alternate_paths_phys_box_on_port[8];
801 u8 multi_lun_device_lun_count;
802 u8 minimum_good_fw_revision[8];
803 u8 unique_inquiry_bytes[20];
804 u8 current_temperature_degreesC;
805 u8 temperature_threshold_degreesC;
806 u8 max_temperature_degreesC;
807 u8 logical_blocks_per_phys_block_exp; /* phyblocksize = 512*2^exp */
808 __le16 current_queue_depth_limit;
809 u8 switch_name[10];
810 __le16 switch_port;
811 u8 alternate_paths_switch_name[40];
812 u8 alternate_paths_switch_port[8];
813 __le16 power_on_hours; /* valid only if gas gauge supported */
814 __le16 percent_endurance_used; /* valid only if gas gauge supported. */
815#define BMIC_PHYS_DRIVE_SSD_WEAROUT(idphydrv) \
816 ((idphydrv->percent_endurance_used & 0x80) || \
817 (idphydrv->percent_endurance_used > 10000))
818 u8 drive_authentication;
819#define BMIC_PHYS_DRIVE_AUTHENTICATED(idphydrv) \
820 (idphydrv->drive_authentication == 0x80)
821 u8 smart_carrier_authentication;
822#define BMIC_SMART_CARRIER_AUTHENTICATION_SUPPORTED(idphydrv) \
823 (idphydrv->smart_carrier_authentication != 0x0)
824#define BMIC_SMART_CARRIER_AUTHENTICATED(idphydrv) \
825 (idphydrv->smart_carrier_authentication == 0x01)
826 u8 smart_carrier_app_fw_version;
827 u8 smart_carrier_bootloader_fw_version;
828 u8 encryption_key_name[64];
829 __le32 misc_drive_flags;
830 __le16 dek_index;
831 u8 padding[112];
832};
833
Kevin Barnettd04e62b2015-11-04 15:52:34 -0600834struct bmic_sense_subsystem_info {
835 u8 primary_slot_number;
836 u8 reserved[3];
837 u8 chasis_serial_number[32];
838 u8 primary_world_wide_id[8];
839 u8 primary_array_serial_number[32]; /* NULL terminated */
840 u8 primary_cache_serial_number[32]; /* NULL terminated */
841 u8 reserved_2[8];
842 u8 secondary_array_serial_number[32];
843 u8 secondary_cache_serial_number[32];
844 u8 pad[332];
845};
846
Don Bracecca8f132015-12-22 10:36:48 -0600847struct bmic_sense_storage_box_params {
848 u8 reserved[36];
849 u8 inquiry_valid;
850 u8 reserved_1[68];
851 u8 phys_box_on_port;
852 u8 reserved_2[22];
853 u16 connection_info;
854 u8 reserver_3[84];
855 u8 phys_connector[2];
856 u8 reserved_4[296];
857};
858
Stephen M. Cameronedd16362009-12-08 14:09:11 -0800859#pragma pack()
860#endif /* HPSA_CMD_H */