blob: 1faacf1c1b252c1d554341c3c145e1443e19e97f [file] [log] [blame]
James Liao56618482015-05-20 16:45:08 +08001Mediatek vdecsys controller
2============================
3
4The Mediatek vdecsys controller provides various clocks to the system.
5
6Required Properties:
7
8- compatible: Should be:
9 - "mediatek,mt8173-vdecsys", "syscon"
10- #clock-cells: Must be 1
11
12The vdecsys controller uses the common clk binding from
13Documentation/devicetree/bindings/clock/clock-bindings.txt
14The available clocks are defined in dt-bindings/clock/mt*-clk.h.
15
16Example:
17
18vdecsys: clock-controller@16000000 {
19 compatible = "mediatek,mt8173-vdecsys", "syscon";
20 reg = <0 0x16000000 0 0x1000>;
21 #clock-cells = <1>;
22};