blob: 251c92ac5b227e05a28251ed7b890ff1f84eccfb [file] [log] [blame]
Byungho Min8acd1ad2009-06-23 21:40:15 +09001/* linux/arch/arm/mach-s5pc100/cpu.c
2 *
3 * Copyright 2009 Samsung Electronics Co.
4 * Byungho Min <bhmin@samsung.com>
5 *
6 * Based on mach-s3c6410/cpu.c
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11*/
12
13#include <linux/kernel.h>
14#include <linux/types.h>
15#include <linux/interrupt.h>
16#include <linux/list.h>
17#include <linux/timer.h>
18#include <linux/init.h>
19#include <linux/clk.h>
20#include <linux/io.h>
21#include <linux/sysdev.h>
22#include <linux/serial_core.h>
23#include <linux/platform_device.h>
24
25#include <asm/mach/arch.h>
26#include <asm/mach/map.h>
27#include <asm/mach/irq.h>
28
Marek Szyprowskiacc84702010-05-20 07:51:08 +020029#include <asm/proc-fns.h>
30
Byungho Min8acd1ad2009-06-23 21:40:15 +090031#include <mach/hardware.h>
32#include <mach/map.h>
33#include <asm/irq.h>
34
Byungho Min8acd1ad2009-06-23 21:40:15 +090035#include <plat/regs-serial.h>
Marek Szyprowskiacc84702010-05-20 07:51:08 +020036#include <mach/regs-clock.h>
Byungho Min8acd1ad2009-06-23 21:40:15 +090037
38#include <plat/cpu.h>
39#include <plat/devs.h>
40#include <plat/clock.h>
Abhilash Kesavan66194a72010-06-08 17:02:08 +090041#include <plat/ata-core.h>
Byungho Min8acd1ad2009-06-23 21:40:15 +090042#include <plat/iic-core.h>
Marek Szyprowskiacc84702010-05-20 07:51:08 +020043#include <plat/sdhci.h>
Naveen Krishna Ch327b9032010-06-30 21:50:24 +090044#include <plat/adc-core.h>
Marek Szyprowski999304b2010-05-20 08:59:05 +020045#include <plat/onenand-core.h>
Pawel Osciakeb42b042010-08-10 18:02:37 -070046#include <plat/fb-core.h>
Marek Szyprowski999304b2010-05-20 08:59:05 +020047
Byungho Min8acd1ad2009-06-23 21:40:15 +090048#include <plat/s5pc100.h>
49
50/* Initial IO mappings */
51
52static struct map_desc s5pc100_iodesc[] __initdata = {
Marek Szyprowskiacc84702010-05-20 07:51:08 +020053 {
54 .virtual = (unsigned long)S5P_VA_SYSTIMER,
55 .pfn = __phys_to_pfn(S5PC100_PA_SYSTIMER),
56 .length = SZ_16K,
57 .type = MT_DEVICE,
58 }, {
59 .virtual = (unsigned long)VA_VIC2,
Ben Dooks45c79432010-05-23 16:17:10 +010060 .pfn = __phys_to_pfn(S5P_PA_VIC2),
Marek Szyprowskiacc84702010-05-20 07:51:08 +020061 .length = SZ_16K,
62 .type = MT_DEVICE,
63 }, {
64 .virtual = (unsigned long)S5PC100_VA_OTHERS,
65 .pfn = __phys_to_pfn(S5PC100_PA_OTHERS),
66 .length = SZ_4K,
67 .type = MT_DEVICE,
68 }
Byungho Min8acd1ad2009-06-23 21:40:15 +090069};
70
Kyungmin Parkc3fcf5d2009-11-17 08:41:17 +010071static void s5pc100_idle(void)
72{
Marek Szyprowskiacc84702010-05-20 07:51:08 +020073 if (!need_resched())
74 cpu_do_idle();
Kyungmin Parkc3fcf5d2009-11-17 08:41:17 +010075
Marek Szyprowskiacc84702010-05-20 07:51:08 +020076 local_irq_enable();
Kyungmin Parkc3fcf5d2009-11-17 08:41:17 +010077}
78
Byungho Min8acd1ad2009-06-23 21:40:15 +090079/* s5pc100_map_io
80 *
81 * register the standard cpu IO areas
82*/
83
84void __init s5pc100_map_io(void)
85{
86 iotable_init(s5pc100_iodesc, ARRAY_SIZE(s5pc100_iodesc));
87
88 /* initialise device information early */
Kyungmin Park86cd4f52009-11-17 08:41:23 +010089 s5pc100_default_sdhci0();
90 s5pc100_default_sdhci1();
91 s5pc100_default_sdhci2();
Kyungmin Park5eda2882009-11-17 08:41:21 +010092
Naveen Krishna Ch327b9032010-06-30 21:50:24 +090093 s3c_adc_setname("s3c64xx-adc");
94
Kyungmin Park5eda2882009-11-17 08:41:21 +010095 /* the i2c devices are directly compatible with s3c2440 */
96 s3c_i2c0_setname("s3c2440-i2c");
97 s3c_i2c1_setname("s3c2440-i2c");
Marek Szyprowski999304b2010-05-20 08:59:05 +020098
99 s3c_onenand_setname("s5pc100-onenand");
Pawel Osciakeb42b042010-08-10 18:02:37 -0700100 s3c_fb_setname("s5pc100-fb");
Abhilash Kesavan66194a72010-06-08 17:02:08 +0900101 s3c_cfcon_setname("s5pc100-pata");
Byungho Min8acd1ad2009-06-23 21:40:15 +0900102}
103
104void __init s5pc100_init_clocks(int xtal)
105{
Marek Szyprowskiacc84702010-05-20 07:51:08 +0200106 printk(KERN_DEBUG "%s: initializing clocks\n", __func__);
107
Byungho Min8acd1ad2009-06-23 21:40:15 +0900108 s3c24xx_register_baseclocks(xtal);
Marek Szyprowskiacc84702010-05-20 07:51:08 +0200109 s5p_register_clocks(xtal);
Byungho Min8acd1ad2009-06-23 21:40:15 +0900110 s5pc100_register_clocks();
111 s5pc100_setup_clocks();
112}
113
114void __init s5pc100_init_irq(void)
115{
Marek Szyprowskiacc84702010-05-20 07:51:08 +0200116 u32 vic[] = {~0, ~0, ~0};
Byungho Min8acd1ad2009-06-23 21:40:15 +0900117
118 /* VIC0, VIC1, and VIC2 are fully populated. */
Marek Szyprowskiacc84702010-05-20 07:51:08 +0200119 s5p_init_irq(vic, ARRAY_SIZE(vic));
Byungho Min8acd1ad2009-06-23 21:40:15 +0900120}
121
Marek Szyprowskiacc84702010-05-20 07:51:08 +0200122static struct sysdev_class s5pc100_sysclass = {
Byungho Min8acd1ad2009-06-23 21:40:15 +0900123 .name = "s5pc100-core",
124};
125
126static struct sys_device s5pc100_sysdev = {
127 .cls = &s5pc100_sysclass,
128};
129
130static int __init s5pc100_core_init(void)
131{
132 return sysdev_class_register(&s5pc100_sysclass);
133}
134
135core_initcall(s5pc100_core_init);
136
137int __init s5pc100_init(void)
138{
Marek Szyprowskiacc84702010-05-20 07:51:08 +0200139 printk(KERN_INFO "S5PC100: Initializing architecture\n");
Byungho Min8acd1ad2009-06-23 21:40:15 +0900140
Marek Szyprowskiacc84702010-05-20 07:51:08 +0200141 /* set idle function */
142 pm_idle = s5pc100_idle;
Kyungmin Parkc3fcf5d2009-11-17 08:41:17 +0100143
Byungho Min8acd1ad2009-06-23 21:40:15 +0900144 return sysdev_register(&s5pc100_sysdev);
145}