blob: 01738d736d44ae33fcb758dc27abc7245ac6b35c [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/*
2 * sata_promise.c - Promise SATA
3 *
4 * Maintained by: Jeff Garzik <jgarzik@pobox.com>
Mikael Pettersson5595ddf2007-10-30 14:21:55 +01005 * Mikael Pettersson <mikpe@it.uu.se>
Linus Torvalds1da177e2005-04-16 15:20:36 -07006 * Please ALWAYS copy linux-ide@vger.kernel.org
7 * on emails.
8 *
9 * Copyright 2003-2004 Red Hat, Inc.
10 *
Linus Torvalds1da177e2005-04-16 15:20:36 -070011 *
Jeff Garzikaf36d7f2005-08-28 20:18:39 -040012 * This program is free software; you can redistribute it and/or modify
13 * it under the terms of the GNU General Public License as published by
14 * the Free Software Foundation; either version 2, or (at your option)
15 * any later version.
16 *
17 * This program is distributed in the hope that it will be useful,
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20 * GNU General Public License for more details.
21 *
22 * You should have received a copy of the GNU General Public License
23 * along with this program; see the file COPYING. If not, write to
24 * the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA.
25 *
26 *
27 * libata documentation is available via 'make {ps|pdf}docs',
28 * as Documentation/DocBook/libata.*
29 *
30 * Hardware information only available under NDA.
Linus Torvalds1da177e2005-04-16 15:20:36 -070031 *
32 */
33
34#include <linux/kernel.h>
35#include <linux/module.h>
36#include <linux/pci.h>
37#include <linux/init.h>
38#include <linux/blkdev.h>
39#include <linux/delay.h>
40#include <linux/interrupt.h>
Jeff Garzika9524a72005-10-30 14:39:11 -050041#include <linux/device.h>
Mikael Pettersson95006182007-01-09 10:51:46 +010042#include <scsi/scsi.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070043#include <scsi/scsi_host.h>
Jeff Garzik193515d2005-11-07 00:59:37 -050044#include <scsi/scsi_cmnd.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070045#include <linux/libata.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070046#include "sata_promise.h"
47
48#define DRV_NAME "sata_promise"
Mikael Pettersson5595ddf2007-10-30 14:21:55 +010049#define DRV_VERSION "2.11"
Linus Torvalds1da177e2005-04-16 15:20:36 -070050
51enum {
Tejun Heoeca25dc2007-04-17 23:44:07 +090052 PDC_MAX_PORTS = 4,
Tejun Heo0d5ff562007-02-01 15:06:36 +090053 PDC_MMIO_BAR = 3,
Mikael Petterssonb9ccd4a2007-10-30 14:20:49 +010054 PDC_MAX_PRD = LIBATA_MAX_PRD - 1, /* -1 for ASIC PRD bug workaround */
Tejun Heo0d5ff562007-02-01 15:06:36 +090055
Mikael Pettersson95006182007-01-09 10:51:46 +010056 /* register offsets */
57 PDC_FEATURE = 0x04, /* Feature/Error reg (per port) */
58 PDC_SECTOR_COUNT = 0x08, /* Sector count reg (per port) */
59 PDC_SECTOR_NUMBER = 0x0C, /* Sector number reg (per port) */
60 PDC_CYLINDER_LOW = 0x10, /* Cylinder low reg (per port) */
61 PDC_CYLINDER_HIGH = 0x14, /* Cylinder high reg (per port) */
62 PDC_DEVICE = 0x18, /* Device/Head reg (per port) */
63 PDC_COMMAND = 0x1C, /* Command/status reg (per port) */
Mikael Pettersson73fd4562007-01-10 09:32:34 +010064 PDC_ALTSTATUS = 0x38, /* Alternate-status/device-control reg (per port) */
Linus Torvalds1da177e2005-04-16 15:20:36 -070065 PDC_PKT_SUBMIT = 0x40, /* Command packet pointer addr */
66 PDC_INT_SEQMASK = 0x40, /* Mask of asserted SEQ INTs */
Linus Torvalds1da177e2005-04-16 15:20:36 -070067 PDC_FLASH_CTL = 0x44, /* Flash control register */
Linus Torvalds1da177e2005-04-16 15:20:36 -070068 PDC_GLOBAL_CTL = 0x48, /* Global control/status (per port) */
69 PDC_CTLSTAT = 0x60, /* IDE control and status (per port) */
70 PDC_SATA_PLUG_CSR = 0x6C, /* SATA Plug control/status reg */
Luke Kosewski6340f012006-01-28 12:39:29 -050071 PDC2_SATA_PLUG_CSR = 0x60, /* SATAII Plug control/status reg */
Mikael Petterssonb2d1eee2006-11-22 22:00:15 +010072 PDC_TBG_MODE = 0x41C, /* TBG mode (not SATAII) */
73 PDC_SLEW_CTL = 0x470, /* slew rate control reg (not SATAII) */
Linus Torvalds1da177e2005-04-16 15:20:36 -070074
Mikael Pettersson176efb02007-03-14 09:51:35 +010075 /* PDC_GLOBAL_CTL bit definitions */
76 PDC_PH_ERR = (1 << 8), /* PCI error while loading packet */
77 PDC_SH_ERR = (1 << 9), /* PCI error while loading S/G table */
78 PDC_DH_ERR = (1 << 10), /* PCI error while loading data */
79 PDC2_HTO_ERR = (1 << 12), /* host bus timeout */
80 PDC2_ATA_HBA_ERR = (1 << 13), /* error during SATA DATA FIS transmission */
81 PDC2_ATA_DMA_CNT_ERR = (1 << 14), /* DMA DATA FIS size differs from S/G count */
82 PDC_OVERRUN_ERR = (1 << 19), /* S/G byte count larger than HD requires */
83 PDC_UNDERRUN_ERR = (1 << 20), /* S/G byte count less than HD requires */
84 PDC_DRIVE_ERR = (1 << 21), /* drive error */
85 PDC_PCI_SYS_ERR = (1 << 22), /* PCI system error */
86 PDC1_PCI_PARITY_ERR = (1 << 23), /* PCI parity error (from SATA150 driver) */
87 PDC1_ERR_MASK = PDC1_PCI_PARITY_ERR,
Jeff Garzik5796d1c2007-10-26 00:03:37 -040088 PDC2_ERR_MASK = PDC2_HTO_ERR | PDC2_ATA_HBA_ERR |
89 PDC2_ATA_DMA_CNT_ERR,
90 PDC_ERR_MASK = PDC_PH_ERR | PDC_SH_ERR | PDC_DH_ERR |
91 PDC_OVERRUN_ERR | PDC_UNDERRUN_ERR |
92 PDC_DRIVE_ERR | PDC_PCI_SYS_ERR |
93 PDC1_ERR_MASK | PDC2_ERR_MASK,
Linus Torvalds1da177e2005-04-16 15:20:36 -070094
95 board_2037x = 0, /* FastTrak S150 TX2plus */
Tejun Heoeca25dc2007-04-17 23:44:07 +090096 board_2037x_pata = 1, /* FastTrak S150 TX2plus PATA port */
97 board_20319 = 2, /* FastTrak S150 TX4 */
98 board_20619 = 3, /* FastTrak TX4000 */
99 board_2057x = 4, /* SATAII150 Tx2plus */
Mikael Petterssond0e58032007-06-19 21:53:30 +0200100 board_2057x_pata = 5, /* SATAII150 Tx2plus PATA port */
Tejun Heoeca25dc2007-04-17 23:44:07 +0900101 board_40518 = 6, /* SATAII150 Tx4 */
Linus Torvalds1da177e2005-04-16 15:20:36 -0700102
Luke Kosewski6340f012006-01-28 12:39:29 -0500103 PDC_HAS_PATA = (1 << 1), /* PDC20375/20575 has PATA */
Linus Torvalds1da177e2005-04-16 15:20:36 -0700104
Mikael Pettersson95006182007-01-09 10:51:46 +0100105 /* Sequence counter control registers bit definitions */
106 PDC_SEQCNTRL_INT_MASK = (1 << 5), /* Sequence Interrupt Mask */
107
108 /* Feature register values */
109 PDC_FEATURE_ATAPI_PIO = 0x00, /* ATAPI data xfer by PIO */
110 PDC_FEATURE_ATAPI_DMA = 0x01, /* ATAPI data xfer by DMA */
111
112 /* Device/Head register values */
113 PDC_DEVICE_SATA = 0xE0, /* Device/Head value for SATA devices */
114
Mikael Pettersson25b93d82006-12-07 00:06:51 +0100115 /* PDC_CTLSTAT bit definitions */
116 PDC_DMA_ENABLE = (1 << 7),
117 PDC_IRQ_DISABLE = (1 << 10),
Linus Torvalds1da177e2005-04-16 15:20:36 -0700118 PDC_RESET = (1 << 11), /* HDMA reset */
Jeff Garzik50630192005-12-13 02:29:45 -0500119
Mikael Pettersson25b93d82006-12-07 00:06:51 +0100120 PDC_COMMON_FLAGS = ATA_FLAG_NO_LEGACY |
Mikael Pettersson95006182007-01-09 10:51:46 +0100121 ATA_FLAG_MMIO |
Jeff Garzik3d0a59c2005-12-13 22:28:19 -0500122 ATA_FLAG_PIO_POLLING,
Mikael Petterssonb2d1eee2006-11-22 22:00:15 +0100123
Tejun Heoeca25dc2007-04-17 23:44:07 +0900124 /* ap->flags bits */
125 PDC_FLAG_GEN_II = (1 << 24),
126 PDC_FLAG_SATA_PATA = (1 << 25), /* supports SATA + PATA */
127 PDC_FLAG_4_PORTS = (1 << 26), /* 4 ports */
Linus Torvalds1da177e2005-04-16 15:20:36 -0700128};
129
Linus Torvalds1da177e2005-04-16 15:20:36 -0700130struct pdc_port_priv {
131 u8 *pkt;
132 dma_addr_t pkt_dma;
133};
134
Tejun Heoda3dbb12007-07-16 14:29:40 +0900135static int pdc_sata_scr_read(struct ata_port *ap, unsigned int sc_reg, u32 *val);
136static int pdc_sata_scr_write(struct ata_port *ap, unsigned int sc_reg, u32 val);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700137static int pdc_ata_init_one (struct pci_dev *pdev, const struct pci_device_id *ent);
Tejun Heoeca25dc2007-04-17 23:44:07 +0900138static int pdc_common_port_start(struct ata_port *ap);
139static int pdc_sata_port_start(struct ata_port *ap);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700140static void pdc_qc_prep(struct ata_queued_cmd *qc);
Jeff Garzik057ace52005-10-22 14:27:05 -0400141static void pdc_tf_load_mmio(struct ata_port *ap, const struct ata_taskfile *tf);
142static void pdc_exec_command_mmio(struct ata_port *ap, const struct ata_taskfile *tf);
Mikael Pettersson95006182007-01-09 10:51:46 +0100143static int pdc_check_atapi_dma(struct ata_queued_cmd *qc);
Mikael Pettersson724114a2007-03-11 21:20:43 +0100144static int pdc_old_sata_check_atapi_dma(struct ata_queued_cmd *qc);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700145static void pdc_irq_clear(struct ata_port *ap);
Tejun Heo9a3d9eb2006-01-23 13:09:36 +0900146static unsigned int pdc_qc_issue_prot(struct ata_queued_cmd *qc);
Mikael Pettersson25b93d82006-12-07 00:06:51 +0100147static void pdc_freeze(struct ata_port *ap);
148static void pdc_thaw(struct ata_port *ap);
Mikael Pettersson724114a2007-03-11 21:20:43 +0100149static void pdc_pata_error_handler(struct ata_port *ap);
150static void pdc_sata_error_handler(struct ata_port *ap);
Mikael Pettersson25b93d82006-12-07 00:06:51 +0100151static void pdc_post_internal_cmd(struct ata_queued_cmd *qc);
Mikael Pettersson724114a2007-03-11 21:20:43 +0100152static int pdc_pata_cable_detect(struct ata_port *ap);
153static int pdc_sata_cable_detect(struct ata_port *ap);
Jeff Garzik374b1872005-08-30 05:42:52 -0400154
Jeff Garzik193515d2005-11-07 00:59:37 -0500155static struct scsi_host_template pdc_ata_sht = {
Linus Torvalds1da177e2005-04-16 15:20:36 -0700156 .module = THIS_MODULE,
157 .name = DRV_NAME,
158 .ioctl = ata_scsi_ioctl,
159 .queuecommand = ata_scsi_queuecmd,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700160 .can_queue = ATA_DEF_QUEUE,
161 .this_id = ATA_SHT_THIS_ID,
Mikael Petterssonb9ccd4a2007-10-30 14:20:49 +0100162 .sg_tablesize = PDC_MAX_PRD,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700163 .cmd_per_lun = ATA_SHT_CMD_PER_LUN,
164 .emulated = ATA_SHT_EMULATED,
165 .use_clustering = ATA_SHT_USE_CLUSTERING,
166 .proc_name = DRV_NAME,
167 .dma_boundary = ATA_DMA_BOUNDARY,
168 .slave_configure = ata_scsi_slave_config,
Tejun Heoccf68c32006-05-31 18:28:09 +0900169 .slave_destroy = ata_scsi_slave_destroy,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700170 .bios_param = ata_std_bios_param,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700171};
172
Jeff Garzik057ace52005-10-22 14:27:05 -0400173static const struct ata_port_operations pdc_sata_ops = {
Linus Torvalds1da177e2005-04-16 15:20:36 -0700174 .tf_load = pdc_tf_load_mmio,
175 .tf_read = ata_tf_read,
176 .check_status = ata_check_status,
177 .exec_command = pdc_exec_command_mmio,
178 .dev_select = ata_std_dev_select,
Mikael Pettersson95006182007-01-09 10:51:46 +0100179 .check_atapi_dma = pdc_check_atapi_dma,
180
181 .qc_prep = pdc_qc_prep,
182 .qc_issue = pdc_qc_issue_prot,
183 .freeze = pdc_freeze,
184 .thaw = pdc_thaw,
Mikael Pettersson724114a2007-03-11 21:20:43 +0100185 .error_handler = pdc_sata_error_handler,
Mikael Pettersson95006182007-01-09 10:51:46 +0100186 .post_internal_cmd = pdc_post_internal_cmd,
Mikael Pettersson724114a2007-03-11 21:20:43 +0100187 .cable_detect = pdc_sata_cable_detect,
Tejun Heo0d5ff562007-02-01 15:06:36 +0900188 .data_xfer = ata_data_xfer,
Mikael Pettersson95006182007-01-09 10:51:46 +0100189 .irq_clear = pdc_irq_clear,
Akira Iguchi246ce3b2007-01-26 16:27:58 +0900190 .irq_on = ata_irq_on,
Mikael Pettersson95006182007-01-09 10:51:46 +0100191
192 .scr_read = pdc_sata_scr_read,
193 .scr_write = pdc_sata_scr_write,
Tejun Heoeca25dc2007-04-17 23:44:07 +0900194 .port_start = pdc_sata_port_start,
Mikael Pettersson95006182007-01-09 10:51:46 +0100195};
196
197/* First-generation chips need a more restrictive ->check_atapi_dma op */
198static const struct ata_port_operations pdc_old_sata_ops = {
Mikael Pettersson95006182007-01-09 10:51:46 +0100199 .tf_load = pdc_tf_load_mmio,
200 .tf_read = ata_tf_read,
201 .check_status = ata_check_status,
202 .exec_command = pdc_exec_command_mmio,
203 .dev_select = ata_std_dev_select,
Mikael Pettersson724114a2007-03-11 21:20:43 +0100204 .check_atapi_dma = pdc_old_sata_check_atapi_dma,
Jeff Garzik2cba5822005-08-29 05:12:30 -0400205
Linus Torvalds1da177e2005-04-16 15:20:36 -0700206 .qc_prep = pdc_qc_prep,
207 .qc_issue = pdc_qc_issue_prot,
Mikael Pettersson25b93d82006-12-07 00:06:51 +0100208 .freeze = pdc_freeze,
209 .thaw = pdc_thaw,
Mikael Pettersson724114a2007-03-11 21:20:43 +0100210 .error_handler = pdc_sata_error_handler,
Mikael Pettersson25b93d82006-12-07 00:06:51 +0100211 .post_internal_cmd = pdc_post_internal_cmd,
Mikael Pettersson724114a2007-03-11 21:20:43 +0100212 .cable_detect = pdc_sata_cable_detect,
Tejun Heo0d5ff562007-02-01 15:06:36 +0900213 .data_xfer = ata_data_xfer,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700214 .irq_clear = pdc_irq_clear,
Akira Iguchi246ce3b2007-01-26 16:27:58 +0900215 .irq_on = ata_irq_on,
Jeff Garzik2cba5822005-08-29 05:12:30 -0400216
Linus Torvalds1da177e2005-04-16 15:20:36 -0700217 .scr_read = pdc_sata_scr_read,
218 .scr_write = pdc_sata_scr_write,
Tejun Heoeca25dc2007-04-17 23:44:07 +0900219 .port_start = pdc_sata_port_start,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700220};
221
Jeff Garzik057ace52005-10-22 14:27:05 -0400222static const struct ata_port_operations pdc_pata_ops = {
Jeff Garzik2cba5822005-08-29 05:12:30 -0400223 .tf_load = pdc_tf_load_mmio,
224 .tf_read = ata_tf_read,
225 .check_status = ata_check_status,
226 .exec_command = pdc_exec_command_mmio,
227 .dev_select = ata_std_dev_select,
Mikael Pettersson95006182007-01-09 10:51:46 +0100228 .check_atapi_dma = pdc_check_atapi_dma,
Jeff Garzik2cba5822005-08-29 05:12:30 -0400229
Jeff Garzik2cba5822005-08-29 05:12:30 -0400230 .qc_prep = pdc_qc_prep,
231 .qc_issue = pdc_qc_issue_prot,
Mikael Pettersson53873732007-02-11 23:19:53 +0100232 .freeze = pdc_freeze,
233 .thaw = pdc_thaw,
Mikael Pettersson724114a2007-03-11 21:20:43 +0100234 .error_handler = pdc_pata_error_handler,
Mikael Pettersson540477b2007-02-25 12:44:39 +0100235 .post_internal_cmd = pdc_post_internal_cmd,
Mikael Pettersson724114a2007-03-11 21:20:43 +0100236 .cable_detect = pdc_pata_cable_detect,
Tejun Heo0d5ff562007-02-01 15:06:36 +0900237 .data_xfer = ata_data_xfer,
Jeff Garzik2cba5822005-08-29 05:12:30 -0400238 .irq_clear = pdc_irq_clear,
Akira Iguchi246ce3b2007-01-26 16:27:58 +0900239 .irq_on = ata_irq_on,
Jeff Garzik2cba5822005-08-29 05:12:30 -0400240
Tejun Heoeca25dc2007-04-17 23:44:07 +0900241 .port_start = pdc_common_port_start,
Jeff Garzik2cba5822005-08-29 05:12:30 -0400242};
243
Arjan van de Ven98ac62d2005-11-28 10:06:23 +0100244static const struct ata_port_info pdc_port_info[] = {
Mikael Pettersson5595ddf2007-10-30 14:21:55 +0100245 [board_2037x] =
Linus Torvalds1da177e2005-04-16 15:20:36 -0700246 {
Tejun Heoeca25dc2007-04-17 23:44:07 +0900247 .flags = PDC_COMMON_FLAGS | ATA_FLAG_SATA |
248 PDC_FLAG_SATA_PATA,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700249 .pio_mask = 0x1f, /* pio0-4 */
250 .mwdma_mask = 0x07, /* mwdma0-2 */
Jeff Garzik469248a2007-07-08 01:13:16 -0400251 .udma_mask = ATA_UDMA6,
Mikael Pettersson95006182007-01-09 10:51:46 +0100252 .port_ops = &pdc_old_sata_ops,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700253 },
254
Mikael Pettersson5595ddf2007-10-30 14:21:55 +0100255 [board_2037x_pata] =
Tejun Heoeca25dc2007-04-17 23:44:07 +0900256 {
257 .flags = PDC_COMMON_FLAGS | ATA_FLAG_SLAVE_POSS,
258 .pio_mask = 0x1f, /* pio0-4 */
259 .mwdma_mask = 0x07, /* mwdma0-2 */
Jeff Garzik469248a2007-07-08 01:13:16 -0400260 .udma_mask = ATA_UDMA6,
Tejun Heoeca25dc2007-04-17 23:44:07 +0900261 .port_ops = &pdc_pata_ops,
262 },
263
Mikael Pettersson5595ddf2007-10-30 14:21:55 +0100264 [board_20319] =
Linus Torvalds1da177e2005-04-16 15:20:36 -0700265 {
Tejun Heoeca25dc2007-04-17 23:44:07 +0900266 .flags = PDC_COMMON_FLAGS | ATA_FLAG_SATA |
267 PDC_FLAG_4_PORTS,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700268 .pio_mask = 0x1f, /* pio0-4 */
269 .mwdma_mask = 0x07, /* mwdma0-2 */
Jeff Garzik469248a2007-07-08 01:13:16 -0400270 .udma_mask = ATA_UDMA6,
Mikael Pettersson95006182007-01-09 10:51:46 +0100271 .port_ops = &pdc_old_sata_ops,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700272 },
Tobias Lorenzf497ba72005-05-12 15:51:01 -0400273
Mikael Pettersson5595ddf2007-10-30 14:21:55 +0100274 [board_20619] =
Tobias Lorenzf497ba72005-05-12 15:51:01 -0400275 {
Tejun Heoeca25dc2007-04-17 23:44:07 +0900276 .flags = PDC_COMMON_FLAGS | ATA_FLAG_SLAVE_POSS |
277 PDC_FLAG_4_PORTS,
Tobias Lorenzf497ba72005-05-12 15:51:01 -0400278 .pio_mask = 0x1f, /* pio0-4 */
279 .mwdma_mask = 0x07, /* mwdma0-2 */
Jeff Garzik469248a2007-07-08 01:13:16 -0400280 .udma_mask = ATA_UDMA6,
Jeff Garzik2cba5822005-08-29 05:12:30 -0400281 .port_ops = &pdc_pata_ops,
Tobias Lorenzf497ba72005-05-12 15:51:01 -0400282 },
Yusuf Iskenderoglu5a46fe82006-01-17 08:06:21 -0500283
Mikael Pettersson5595ddf2007-10-30 14:21:55 +0100284 [board_2057x] =
Luke Kosewski6340f012006-01-28 12:39:29 -0500285 {
Tejun Heoeca25dc2007-04-17 23:44:07 +0900286 .flags = PDC_COMMON_FLAGS | ATA_FLAG_SATA |
287 PDC_FLAG_GEN_II | PDC_FLAG_SATA_PATA,
Luke Kosewski6340f012006-01-28 12:39:29 -0500288 .pio_mask = 0x1f, /* pio0-4 */
289 .mwdma_mask = 0x07, /* mwdma0-2 */
Jeff Garzik469248a2007-07-08 01:13:16 -0400290 .udma_mask = ATA_UDMA6,
Luke Kosewski6340f012006-01-28 12:39:29 -0500291 .port_ops = &pdc_sata_ops,
292 },
293
Mikael Pettersson5595ddf2007-10-30 14:21:55 +0100294 [board_2057x_pata] =
Tejun Heoeca25dc2007-04-17 23:44:07 +0900295 {
Jeff Garzikbb312232007-05-24 23:35:59 -0400296 .flags = PDC_COMMON_FLAGS | ATA_FLAG_SLAVE_POSS |
Tejun Heoeca25dc2007-04-17 23:44:07 +0900297 PDC_FLAG_GEN_II,
298 .pio_mask = 0x1f, /* pio0-4 */
299 .mwdma_mask = 0x07, /* mwdma0-2 */
Jeff Garzik469248a2007-07-08 01:13:16 -0400300 .udma_mask = ATA_UDMA6,
Tejun Heoeca25dc2007-04-17 23:44:07 +0900301 .port_ops = &pdc_pata_ops,
302 },
303
Mikael Pettersson5595ddf2007-10-30 14:21:55 +0100304 [board_40518] =
Luke Kosewski6340f012006-01-28 12:39:29 -0500305 {
Tejun Heoeca25dc2007-04-17 23:44:07 +0900306 .flags = PDC_COMMON_FLAGS | ATA_FLAG_SATA |
307 PDC_FLAG_GEN_II | PDC_FLAG_4_PORTS,
Luke Kosewski6340f012006-01-28 12:39:29 -0500308 .pio_mask = 0x1f, /* pio0-4 */
309 .mwdma_mask = 0x07, /* mwdma0-2 */
Jeff Garzik469248a2007-07-08 01:13:16 -0400310 .udma_mask = ATA_UDMA6,
Luke Kosewski6340f012006-01-28 12:39:29 -0500311 .port_ops = &pdc_sata_ops,
312 },
Linus Torvalds1da177e2005-04-16 15:20:36 -0700313};
314
Jeff Garzik3b7d6972005-11-10 11:04:11 -0500315static const struct pci_device_id pdc_ata_pci_tbl[] = {
Jeff Garzik54bb3a942006-09-27 22:20:11 -0400316 { PCI_VDEVICE(PROMISE, 0x3371), board_2037x },
Jeff Garzik54bb3a942006-09-27 22:20:11 -0400317 { PCI_VDEVICE(PROMISE, 0x3373), board_2037x },
318 { PCI_VDEVICE(PROMISE, 0x3375), board_2037x },
319 { PCI_VDEVICE(PROMISE, 0x3376), board_2037x },
Mikael Petterssonb2d1eee2006-11-22 22:00:15 +0100320 { PCI_VDEVICE(PROMISE, 0x3570), board_2057x },
321 { PCI_VDEVICE(PROMISE, 0x3571), board_2057x },
Jeff Garzik54bb3a942006-09-27 22:20:11 -0400322 { PCI_VDEVICE(PROMISE, 0x3574), board_2057x },
Mikael Petterssond324d4622006-12-06 09:55:43 +0100323 { PCI_VDEVICE(PROMISE, 0x3577), board_2057x },
Mikael Petterssonb2d1eee2006-11-22 22:00:15 +0100324 { PCI_VDEVICE(PROMISE, 0x3d73), board_2057x },
Jeff Garzik54bb3a942006-09-27 22:20:11 -0400325 { PCI_VDEVICE(PROMISE, 0x3d75), board_2057x },
Linus Torvalds1da177e2005-04-16 15:20:36 -0700326
Jeff Garzik54bb3a942006-09-27 22:20:11 -0400327 { PCI_VDEVICE(PROMISE, 0x3318), board_20319 },
328 { PCI_VDEVICE(PROMISE, 0x3319), board_20319 },
Mikael Pettersson7f9992a2007-08-29 10:25:37 +0200329 { PCI_VDEVICE(PROMISE, 0x3515), board_40518 },
330 { PCI_VDEVICE(PROMISE, 0x3519), board_40518 },
Mikael Petterssonb2d1eee2006-11-22 22:00:15 +0100331 { PCI_VDEVICE(PROMISE, 0x3d17), board_40518 },
Jeff Garzik54bb3a942006-09-27 22:20:11 -0400332 { PCI_VDEVICE(PROMISE, 0x3d18), board_40518 },
Linus Torvalds1da177e2005-04-16 15:20:36 -0700333
Jeff Garzik54bb3a942006-09-27 22:20:11 -0400334 { PCI_VDEVICE(PROMISE, 0x6629), board_20619 },
Tobias Lorenzf497ba72005-05-12 15:51:01 -0400335
Linus Torvalds1da177e2005-04-16 15:20:36 -0700336 { } /* terminate list */
337};
338
Linus Torvalds1da177e2005-04-16 15:20:36 -0700339static struct pci_driver pdc_ata_pci_driver = {
340 .name = DRV_NAME,
341 .id_table = pdc_ata_pci_tbl,
342 .probe = pdc_ata_init_one,
343 .remove = ata_pci_remove_one,
344};
345
Mikael Pettersson724114a2007-03-11 21:20:43 +0100346static int pdc_common_port_start(struct ata_port *ap)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700347{
Jeff Garzikcca39742006-08-24 03:19:22 -0400348 struct device *dev = ap->host->dev;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700349 struct pdc_port_priv *pp;
350 int rc;
351
352 rc = ata_port_start(ap);
353 if (rc)
354 return rc;
355
Tejun Heo24dc5f32007-01-20 16:00:28 +0900356 pp = devm_kzalloc(dev, sizeof(*pp), GFP_KERNEL);
357 if (!pp)
358 return -ENOMEM;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700359
Tejun Heo24dc5f32007-01-20 16:00:28 +0900360 pp->pkt = dmam_alloc_coherent(dev, 128, &pp->pkt_dma, GFP_KERNEL);
361 if (!pp->pkt)
362 return -ENOMEM;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700363
364 ap->private_data = pp;
365
Mikael Pettersson724114a2007-03-11 21:20:43 +0100366 return 0;
367}
368
369static int pdc_sata_port_start(struct ata_port *ap)
370{
Mikael Pettersson724114a2007-03-11 21:20:43 +0100371 int rc;
372
373 rc = pdc_common_port_start(ap);
374 if (rc)
375 return rc;
376
Mikael Pettersson599b7202006-12-01 10:55:58 +0100377 /* fix up PHYMODE4 align timing */
Tejun Heoeca25dc2007-04-17 23:44:07 +0900378 if (ap->flags & PDC_FLAG_GEN_II) {
Jeff Garzik59f99882007-05-28 07:07:20 -0400379 void __iomem *mmio = ap->ioaddr.scr_addr;
Mikael Pettersson599b7202006-12-01 10:55:58 +0100380 unsigned int tmp;
381
382 tmp = readl(mmio + 0x014);
383 tmp = (tmp & ~3) | 1; /* set bits 1:0 = 0:1 */
384 writel(tmp, mmio + 0x014);
385 }
386
Linus Torvalds1da177e2005-04-16 15:20:36 -0700387 return 0;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700388}
389
Linus Torvalds1da177e2005-04-16 15:20:36 -0700390static void pdc_reset_port(struct ata_port *ap)
391{
Tejun Heo0d5ff562007-02-01 15:06:36 +0900392 void __iomem *mmio = ap->ioaddr.cmd_addr + PDC_CTLSTAT;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700393 unsigned int i;
394 u32 tmp;
395
396 for (i = 11; i > 0; i--) {
397 tmp = readl(mmio);
398 if (tmp & PDC_RESET)
399 break;
400
401 udelay(100);
402
403 tmp |= PDC_RESET;
404 writel(tmp, mmio);
405 }
406
407 tmp &= ~PDC_RESET;
408 writel(tmp, mmio);
409 readl(mmio); /* flush */
410}
411
Mikael Pettersson724114a2007-03-11 21:20:43 +0100412static int pdc_pata_cable_detect(struct ata_port *ap)
Jeff Garzikd3fb4e82006-05-24 01:43:25 -0400413{
414 u8 tmp;
Jeff Garzik59f99882007-05-28 07:07:20 -0400415 void __iomem *mmio = ap->ioaddr.cmd_addr + PDC_CTLSTAT + 0x03;
Jeff Garzikd3fb4e82006-05-24 01:43:25 -0400416
Mikael Pettersson724114a2007-03-11 21:20:43 +0100417 tmp = readb(mmio);
418 if (tmp & 0x01)
419 return ATA_CBL_PATA40;
420 return ATA_CBL_PATA80;
421}
422
423static int pdc_sata_cable_detect(struct ata_port *ap)
424{
Alan Coxe2a97522007-03-08 23:06:47 +0000425 return ATA_CBL_SATA;
Jeff Garzikd3fb4e82006-05-24 01:43:25 -0400426}
427
Tejun Heoda3dbb12007-07-16 14:29:40 +0900428static int pdc_sata_scr_read(struct ata_port *ap, unsigned int sc_reg, u32 *val)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700429{
Mikael Pettersson724114a2007-03-11 21:20:43 +0100430 if (sc_reg > SCR_CONTROL)
Tejun Heoda3dbb12007-07-16 14:29:40 +0900431 return -EINVAL;
432 *val = readl(ap->ioaddr.scr_addr + (sc_reg * 4));
433 return 0;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700434}
435
Tejun Heoda3dbb12007-07-16 14:29:40 +0900436static int pdc_sata_scr_write(struct ata_port *ap, unsigned int sc_reg, u32 val)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700437{
Mikael Pettersson724114a2007-03-11 21:20:43 +0100438 if (sc_reg > SCR_CONTROL)
Tejun Heoda3dbb12007-07-16 14:29:40 +0900439 return -EINVAL;
Tejun Heo0d5ff562007-02-01 15:06:36 +0900440 writel(val, ap->ioaddr.scr_addr + (sc_reg * 4));
Tejun Heoda3dbb12007-07-16 14:29:40 +0900441 return 0;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700442}
443
Mikael Petterssonfba6edb2007-01-13 21:32:30 +0100444static void pdc_atapi_pkt(struct ata_queued_cmd *qc)
Mikael Pettersson95006182007-01-09 10:51:46 +0100445{
Mikael Pettersson4113bb62007-01-13 21:31:05 +0100446 struct ata_port *ap = qc->ap;
447 dma_addr_t sg_table = ap->prd_dma;
448 unsigned int cdb_len = qc->dev->cdb_len;
449 u8 *cdb = qc->cdb;
450 struct pdc_port_priv *pp = ap->private_data;
451 u8 *buf = pp->pkt;
Mikael Pettersson95006182007-01-09 10:51:46 +0100452 u32 *buf32 = (u32 *) buf;
Tejun Heo46a67142007-12-04 13:33:30 +0900453 unsigned int dev_sel, feature;
Mikael Pettersson95006182007-01-09 10:51:46 +0100454
455 /* set control bits (byte 0), zero delay seq id (byte 3),
456 * and seq id (byte 2)
457 */
Mikael Petterssonfba6edb2007-01-13 21:32:30 +0100458 switch (qc->tf.protocol) {
Tejun Heo0dc36882007-12-18 16:34:43 -0500459 case ATAPI_PROT_DMA:
Mikael Petterssonfba6edb2007-01-13 21:32:30 +0100460 if (!(qc->tf.flags & ATA_TFLAG_WRITE))
461 buf32[0] = cpu_to_le32(PDC_PKT_READ);
462 else
463 buf32[0] = 0;
464 break;
Tejun Heo0dc36882007-12-18 16:34:43 -0500465 case ATAPI_PROT_NODATA:
Mikael Petterssonfba6edb2007-01-13 21:32:30 +0100466 buf32[0] = cpu_to_le32(PDC_PKT_NODATA);
467 break;
468 default:
469 BUG();
470 break;
471 }
Mikael Pettersson95006182007-01-09 10:51:46 +0100472 buf32[1] = cpu_to_le32(sg_table); /* S/G table addr */
473 buf32[2] = 0; /* no next-packet */
474
Mikael Pettersson4113bb62007-01-13 21:31:05 +0100475 /* select drive */
Tejun Heo46a67142007-12-04 13:33:30 +0900476 if (sata_scr_valid(&ap->link))
Mikael Pettersson4113bb62007-01-13 21:31:05 +0100477 dev_sel = PDC_DEVICE_SATA;
Tejun Heo46a67142007-12-04 13:33:30 +0900478 else
479 dev_sel = qc->tf.device;
480
Mikael Pettersson4113bb62007-01-13 21:31:05 +0100481 buf[12] = (1 << 5) | ATA_REG_DEVICE;
482 buf[13] = dev_sel;
483 buf[14] = (1 << 5) | ATA_REG_DEVICE | PDC_PKT_CLEAR_BSY;
484 buf[15] = dev_sel; /* once more, waiting for BSY to clear */
485
486 buf[16] = (1 << 5) | ATA_REG_NSECT;
Tejun Heo46a67142007-12-04 13:33:30 +0900487 buf[17] = qc->tf.nsect;
Mikael Pettersson4113bb62007-01-13 21:31:05 +0100488 buf[18] = (1 << 5) | ATA_REG_LBAL;
Tejun Heo46a67142007-12-04 13:33:30 +0900489 buf[19] = qc->tf.lbal;
Mikael Pettersson4113bb62007-01-13 21:31:05 +0100490
491 /* set feature and byte counter registers */
Tejun Heo0dc36882007-12-18 16:34:43 -0500492 if (qc->tf.protocol != ATAPI_PROT_DMA)
Mikael Pettersson4113bb62007-01-13 21:31:05 +0100493 feature = PDC_FEATURE_ATAPI_PIO;
Tejun Heo46a67142007-12-04 13:33:30 +0900494 else
Mikael Pettersson4113bb62007-01-13 21:31:05 +0100495 feature = PDC_FEATURE_ATAPI_DMA;
Tejun Heo46a67142007-12-04 13:33:30 +0900496
Mikael Pettersson4113bb62007-01-13 21:31:05 +0100497 buf[20] = (1 << 5) | ATA_REG_FEATURE;
498 buf[21] = feature;
499 buf[22] = (1 << 5) | ATA_REG_BYTEL;
Tejun Heo46a67142007-12-04 13:33:30 +0900500 buf[23] = qc->tf.lbam;
Mikael Pettersson4113bb62007-01-13 21:31:05 +0100501 buf[24] = (1 << 5) | ATA_REG_BYTEH;
Tejun Heo46a67142007-12-04 13:33:30 +0900502 buf[25] = qc->tf.lbah;
Mikael Pettersson4113bb62007-01-13 21:31:05 +0100503
504 /* send ATAPI packet command 0xA0 */
505 buf[26] = (1 << 5) | ATA_REG_CMD;
Tejun Heo46a67142007-12-04 13:33:30 +0900506 buf[27] = qc->tf.command;
Mikael Pettersson4113bb62007-01-13 21:31:05 +0100507
508 /* select drive and check DRQ */
509 buf[28] = (1 << 5) | ATA_REG_DEVICE | PDC_PKT_WAIT_DRDY;
510 buf[29] = dev_sel;
511
Mikael Pettersson95006182007-01-09 10:51:46 +0100512 /* we can represent cdb lengths 2/4/6/8/10/12/14/16 */
513 BUG_ON(cdb_len & ~0x1E);
514
Mikael Pettersson4113bb62007-01-13 21:31:05 +0100515 /* append the CDB as the final part */
516 buf[30] = (((cdb_len >> 1) & 7) << 5) | ATA_REG_DATA | PDC_LAST_REG;
517 memcpy(buf+31, cdb, cdb_len);
Mikael Pettersson95006182007-01-09 10:51:46 +0100518}
519
Mikael Petterssonb9ccd4a2007-10-30 14:20:49 +0100520/**
521 * pdc_fill_sg - Fill PCI IDE PRD table
522 * @qc: Metadata associated with taskfile to be transferred
523 *
524 * Fill PCI IDE PRD (scatter-gather) table with segments
525 * associated with the current disk command.
526 * Make sure hardware does not choke on it.
527 *
528 * LOCKING:
529 * spin_lock_irqsave(host lock)
530 *
531 */
532static void pdc_fill_sg(struct ata_queued_cmd *qc)
533{
534 struct ata_port *ap = qc->ap;
535 struct scatterlist *sg;
536 unsigned int idx;
537 const u32 SG_COUNT_ASIC_BUG = 41*4;
538
539 if (!(qc->flags & ATA_QCFLAG_DMAMAP))
540 return;
541
542 WARN_ON(qc->__sg == NULL);
543 WARN_ON(qc->n_elem == 0 && qc->pad_len == 0);
544
545 idx = 0;
546 ata_for_each_sg(sg, qc) {
547 u32 addr, offset;
548 u32 sg_len, len;
549
550 /* determine if physical DMA addr spans 64K boundary.
551 * Note h/w doesn't support 64-bit, so we unconditionally
552 * truncate dma_addr_t to u32.
553 */
554 addr = (u32) sg_dma_address(sg);
555 sg_len = sg_dma_len(sg);
556
557 while (sg_len) {
558 offset = addr & 0xffff;
559 len = sg_len;
560 if ((offset + sg_len) > 0x10000)
561 len = 0x10000 - offset;
562
563 ap->prd[idx].addr = cpu_to_le32(addr);
564 ap->prd[idx].flags_len = cpu_to_le32(len & 0xffff);
565 VPRINTK("PRD[%u] = (0x%X, 0x%X)\n", idx, addr, len);
566
567 idx++;
568 sg_len -= len;
569 addr += len;
570 }
571 }
572
573 if (idx) {
574 u32 len = le32_to_cpu(ap->prd[idx - 1].flags_len);
575
576 if (len > SG_COUNT_ASIC_BUG) {
577 u32 addr;
578
579 VPRINTK("Splitting last PRD.\n");
580
581 addr = le32_to_cpu(ap->prd[idx - 1].addr);
Mikael Pettersson03116d62007-10-31 13:21:29 +0100582 ap->prd[idx - 1].flags_len = cpu_to_le32(len - SG_COUNT_ASIC_BUG);
Mikael Petterssonb9ccd4a2007-10-30 14:20:49 +0100583 VPRINTK("PRD[%u] = (0x%X, 0x%X)\n", idx - 1, addr, SG_COUNT_ASIC_BUG);
584
585 addr = addr + len - SG_COUNT_ASIC_BUG;
586 len = SG_COUNT_ASIC_BUG;
587 ap->prd[idx].addr = cpu_to_le32(addr);
588 ap->prd[idx].flags_len = cpu_to_le32(len);
589 VPRINTK("PRD[%u] = (0x%X, 0x%X)\n", idx, addr, len);
590
591 idx++;
592 }
593
594 ap->prd[idx - 1].flags_len |= cpu_to_le32(ATA_PRD_EOT);
595 }
596}
597
Linus Torvalds1da177e2005-04-16 15:20:36 -0700598static void pdc_qc_prep(struct ata_queued_cmd *qc)
599{
600 struct pdc_port_priv *pp = qc->ap->private_data;
601 unsigned int i;
602
603 VPRINTK("ENTER\n");
604
605 switch (qc->tf.protocol) {
606 case ATA_PROT_DMA:
Mikael Petterssonb9ccd4a2007-10-30 14:20:49 +0100607 pdc_fill_sg(qc);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700608 /* fall through */
609
610 case ATA_PROT_NODATA:
611 i = pdc_pkt_header(&qc->tf, qc->ap->prd_dma,
612 qc->dev->devno, pp->pkt);
613
614 if (qc->tf.flags & ATA_TFLAG_LBA48)
615 i = pdc_prep_lba48(&qc->tf, pp->pkt, i);
616 else
617 i = pdc_prep_lba28(&qc->tf, pp->pkt, i);
618
619 pdc_pkt_footer(&qc->tf, pp->pkt, i);
620 break;
621
Tejun Heo0dc36882007-12-18 16:34:43 -0500622 case ATAPI_PROT_PIO:
Mikael Petterssonb9ccd4a2007-10-30 14:20:49 +0100623 pdc_fill_sg(qc);
Mikael Pettersson95006182007-01-09 10:51:46 +0100624 break;
625
Tejun Heo0dc36882007-12-18 16:34:43 -0500626 case ATAPI_PROT_DMA:
Mikael Petterssonb9ccd4a2007-10-30 14:20:49 +0100627 pdc_fill_sg(qc);
Mikael Petterssonfba6edb2007-01-13 21:32:30 +0100628 /*FALLTHROUGH*/
Tejun Heo0dc36882007-12-18 16:34:43 -0500629 case ATAPI_PROT_NODATA:
Mikael Petterssonfba6edb2007-01-13 21:32:30 +0100630 pdc_atapi_pkt(qc);
Mikael Pettersson95006182007-01-09 10:51:46 +0100631 break;
632
Linus Torvalds1da177e2005-04-16 15:20:36 -0700633 default:
634 break;
635 }
636}
637
Mikael Pettersson25b93d82006-12-07 00:06:51 +0100638static void pdc_freeze(struct ata_port *ap)
639{
Jeff Garzik59f99882007-05-28 07:07:20 -0400640 void __iomem *mmio = ap->ioaddr.cmd_addr;
Mikael Pettersson25b93d82006-12-07 00:06:51 +0100641 u32 tmp;
642
643 tmp = readl(mmio + PDC_CTLSTAT);
644 tmp |= PDC_IRQ_DISABLE;
645 tmp &= ~PDC_DMA_ENABLE;
646 writel(tmp, mmio + PDC_CTLSTAT);
647 readl(mmio + PDC_CTLSTAT); /* flush */
648}
649
650static void pdc_thaw(struct ata_port *ap)
651{
Jeff Garzik59f99882007-05-28 07:07:20 -0400652 void __iomem *mmio = ap->ioaddr.cmd_addr;
Mikael Pettersson25b93d82006-12-07 00:06:51 +0100653 u32 tmp;
654
655 /* clear IRQ */
656 readl(mmio + PDC_INT_SEQMASK);
657
658 /* turn IRQ back on */
659 tmp = readl(mmio + PDC_CTLSTAT);
660 tmp &= ~PDC_IRQ_DISABLE;
661 writel(tmp, mmio + PDC_CTLSTAT);
662 readl(mmio + PDC_CTLSTAT); /* flush */
663}
664
Mikael Pettersson724114a2007-03-11 21:20:43 +0100665static void pdc_common_error_handler(struct ata_port *ap, ata_reset_fn_t hardreset)
Mikael Pettersson25b93d82006-12-07 00:06:51 +0100666{
Mikael Pettersson25b93d82006-12-07 00:06:51 +0100667 if (!(ap->pflags & ATA_PFLAG_FROZEN))
668 pdc_reset_port(ap);
669
Mikael Pettersson25b93d82006-12-07 00:06:51 +0100670 /* perform recovery */
Alan Coxe2a97522007-03-08 23:06:47 +0000671 ata_do_eh(ap, ata_std_prereset, ata_std_softreset, hardreset,
Mikael Pettersson25b93d82006-12-07 00:06:51 +0100672 ata_std_postreset);
673}
674
Mikael Pettersson724114a2007-03-11 21:20:43 +0100675static void pdc_pata_error_handler(struct ata_port *ap)
676{
677 pdc_common_error_handler(ap, NULL);
678}
679
680static void pdc_sata_error_handler(struct ata_port *ap)
681{
682 pdc_common_error_handler(ap, sata_std_hardreset);
683}
684
Mikael Pettersson25b93d82006-12-07 00:06:51 +0100685static void pdc_post_internal_cmd(struct ata_queued_cmd *qc)
686{
687 struct ata_port *ap = qc->ap;
688
Mikael Pettersson25b93d82006-12-07 00:06:51 +0100689 /* make DMA engine forget about the failed command */
Tejun Heoa51d6442007-03-20 15:24:11 +0900690 if (qc->flags & ATA_QCFLAG_FAILED)
Mikael Pettersson25b93d82006-12-07 00:06:51 +0100691 pdc_reset_port(ap);
692}
693
Mikael Pettersson176efb02007-03-14 09:51:35 +0100694static void pdc_error_intr(struct ata_port *ap, struct ata_queued_cmd *qc,
695 u32 port_status, u32 err_mask)
696{
Tejun Heo9af5c9c2007-08-06 18:36:22 +0900697 struct ata_eh_info *ehi = &ap->link.eh_info;
Mikael Pettersson176efb02007-03-14 09:51:35 +0100698 unsigned int ac_err_mask = 0;
699
700 ata_ehi_clear_desc(ehi);
701 ata_ehi_push_desc(ehi, "port_status 0x%08x", port_status);
702 port_status &= err_mask;
703
704 if (port_status & PDC_DRIVE_ERR)
705 ac_err_mask |= AC_ERR_DEV;
706 if (port_status & (PDC_OVERRUN_ERR | PDC_UNDERRUN_ERR))
707 ac_err_mask |= AC_ERR_HSM;
708 if (port_status & (PDC2_ATA_HBA_ERR | PDC2_ATA_DMA_CNT_ERR))
709 ac_err_mask |= AC_ERR_ATA_BUS;
710 if (port_status & (PDC_PH_ERR | PDC_SH_ERR | PDC_DH_ERR | PDC2_HTO_ERR
711 | PDC_PCI_SYS_ERR | PDC1_PCI_PARITY_ERR))
712 ac_err_mask |= AC_ERR_HOST_BUS;
713
Tejun Heo936fd732007-08-06 18:36:23 +0900714 if (sata_scr_valid(&ap->link)) {
Tejun Heoda3dbb12007-07-16 14:29:40 +0900715 u32 serror;
716
717 pdc_sata_scr_read(ap, SCR_ERROR, &serror);
718 ehi->serror |= serror;
719 }
Mikael Petterssonce2d3ab2007-04-07 14:29:51 +0200720
Mikael Pettersson176efb02007-03-14 09:51:35 +0100721 qc->err_mask |= ac_err_mask;
Mikael Petterssonce2d3ab2007-04-07 14:29:51 +0200722
723 pdc_reset_port(ap);
Mikael Pettersson8ffcfd92007-05-06 22:12:31 +0200724
725 ata_port_abort(ap);
Mikael Pettersson176efb02007-03-14 09:51:35 +0100726}
727
Mikael Petterssond0e58032007-06-19 21:53:30 +0200728static inline unsigned int pdc_host_intr(struct ata_port *ap,
729 struct ata_queued_cmd *qc)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700730{
Albert Leea22e2eb2005-12-05 15:38:02 +0800731 unsigned int handled = 0;
Mikael Pettersson176efb02007-03-14 09:51:35 +0100732 void __iomem *port_mmio = ap->ioaddr.cmd_addr;
Mikael Pettersson176efb02007-03-14 09:51:35 +0100733 u32 port_status, err_mask;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700734
Mikael Pettersson176efb02007-03-14 09:51:35 +0100735 err_mask = PDC_ERR_MASK;
Tejun Heoeca25dc2007-04-17 23:44:07 +0900736 if (ap->flags & PDC_FLAG_GEN_II)
Mikael Pettersson176efb02007-03-14 09:51:35 +0100737 err_mask &= ~PDC1_ERR_MASK;
738 else
739 err_mask &= ~PDC2_ERR_MASK;
740 port_status = readl(port_mmio + PDC_GLOBAL_CTL);
741 if (unlikely(port_status & err_mask)) {
742 pdc_error_intr(ap, qc, port_status, err_mask);
743 return 1;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700744 }
745
746 switch (qc->tf.protocol) {
747 case ATA_PROT_DMA:
748 case ATA_PROT_NODATA:
Tejun Heo0dc36882007-12-18 16:34:43 -0500749 case ATAPI_PROT_DMA:
750 case ATAPI_PROT_NODATA:
Albert Leea22e2eb2005-12-05 15:38:02 +0800751 qc->err_mask |= ac_err_mask(ata_wait_idle(ap));
752 ata_qc_complete(qc);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700753 handled = 1;
754 break;
755
Mikael Petterssond0e58032007-06-19 21:53:30 +0200756 default:
Albert Leeee500aa2005-09-27 17:34:38 +0800757 ap->stats.idle_irq++;
758 break;
Mikael Petterssond0e58032007-06-19 21:53:30 +0200759 }
Linus Torvalds1da177e2005-04-16 15:20:36 -0700760
Albert Leeee500aa2005-09-27 17:34:38 +0800761 return handled;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700762}
763
764static void pdc_irq_clear(struct ata_port *ap)
765{
Jeff Garzikcca39742006-08-24 03:19:22 -0400766 struct ata_host *host = ap->host;
Tejun Heo0d5ff562007-02-01 15:06:36 +0900767 void __iomem *mmio = host->iomap[PDC_MMIO_BAR];
Linus Torvalds1da177e2005-04-16 15:20:36 -0700768
769 readl(mmio + PDC_INT_SEQMASK);
770}
771
Jeff Garzik5796d1c2007-10-26 00:03:37 -0400772static int pdc_is_sataii_tx4(unsigned long flags)
Mikael Petterssond0e58032007-06-19 21:53:30 +0200773{
774 const unsigned long mask = PDC_FLAG_GEN_II | PDC_FLAG_4_PORTS;
775 return (flags & mask) == mask;
776}
777
Jeff Garzik5796d1c2007-10-26 00:03:37 -0400778static unsigned int pdc_port_no_to_ata_no(unsigned int port_no,
779 int is_sataii_tx4)
Mikael Petterssond0e58032007-06-19 21:53:30 +0200780{
781 static const unsigned char sataii_tx4_port_remap[4] = { 3, 1, 0, 2};
782 return is_sataii_tx4 ? sataii_tx4_port_remap[port_no] : port_no;
783}
784
Jeff Garzik5796d1c2007-10-26 00:03:37 -0400785static irqreturn_t pdc_interrupt(int irq, void *dev_instance)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700786{
Jeff Garzikcca39742006-08-24 03:19:22 -0400787 struct ata_host *host = dev_instance;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700788 struct ata_port *ap;
789 u32 mask = 0;
790 unsigned int i, tmp;
791 unsigned int handled = 0;
Jeff Garzikea6ba102005-08-30 05:18:18 -0400792 void __iomem *mmio_base;
Mikael Petterssona77720a2007-07-03 01:09:05 +0200793 unsigned int hotplug_offset, ata_no;
794 u32 hotplug_status;
795 int is_sataii_tx4;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700796
797 VPRINTK("ENTER\n");
798
Tejun Heo0d5ff562007-02-01 15:06:36 +0900799 if (!host || !host->iomap[PDC_MMIO_BAR]) {
Linus Torvalds1da177e2005-04-16 15:20:36 -0700800 VPRINTK("QUICK EXIT\n");
801 return IRQ_NONE;
802 }
803
Tejun Heo0d5ff562007-02-01 15:06:36 +0900804 mmio_base = host->iomap[PDC_MMIO_BAR];
Linus Torvalds1da177e2005-04-16 15:20:36 -0700805
Mikael Petterssona77720a2007-07-03 01:09:05 +0200806 /* read and clear hotplug flags for all ports */
807 if (host->ports[0]->flags & PDC_FLAG_GEN_II)
808 hotplug_offset = PDC2_SATA_PLUG_CSR;
809 else
810 hotplug_offset = PDC_SATA_PLUG_CSR;
811 hotplug_status = readl(mmio_base + hotplug_offset);
812 if (hotplug_status & 0xff)
813 writel(hotplug_status | 0xff, mmio_base + hotplug_offset);
814 hotplug_status &= 0xff; /* clear uninteresting bits */
815
Linus Torvalds1da177e2005-04-16 15:20:36 -0700816 /* reading should also clear interrupts */
817 mask = readl(mmio_base + PDC_INT_SEQMASK);
818
Mikael Petterssona77720a2007-07-03 01:09:05 +0200819 if (mask == 0xffffffff && hotplug_status == 0) {
Linus Torvalds1da177e2005-04-16 15:20:36 -0700820 VPRINTK("QUICK EXIT 2\n");
821 return IRQ_NONE;
822 }
Luke Kosewski6340f012006-01-28 12:39:29 -0500823
Jeff Garzikcca39742006-08-24 03:19:22 -0400824 spin_lock(&host->lock);
Luke Kosewski6340f012006-01-28 12:39:29 -0500825
Linus Torvalds1da177e2005-04-16 15:20:36 -0700826 mask &= 0xffff; /* only 16 tags possible */
Mikael Petterssona77720a2007-07-03 01:09:05 +0200827 if (mask == 0 && hotplug_status == 0) {
Linus Torvalds1da177e2005-04-16 15:20:36 -0700828 VPRINTK("QUICK EXIT 3\n");
Luke Kosewski6340f012006-01-28 12:39:29 -0500829 goto done_irq;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700830 }
831
Linus Torvalds1da177e2005-04-16 15:20:36 -0700832 writel(mask, mmio_base + PDC_INT_SEQMASK);
833
Mikael Petterssona77720a2007-07-03 01:09:05 +0200834 is_sataii_tx4 = pdc_is_sataii_tx4(host->ports[0]->flags);
835
Jeff Garzikcca39742006-08-24 03:19:22 -0400836 for (i = 0; i < host->n_ports; i++) {
Linus Torvalds1da177e2005-04-16 15:20:36 -0700837 VPRINTK("port %u\n", i);
Jeff Garzikcca39742006-08-24 03:19:22 -0400838 ap = host->ports[i];
Mikael Petterssona77720a2007-07-03 01:09:05 +0200839
840 /* check for a plug or unplug event */
841 ata_no = pdc_port_no_to_ata_no(i, is_sataii_tx4);
842 tmp = hotplug_status & (0x11 << ata_no);
843 if (tmp && ap &&
844 !(ap->flags & ATA_FLAG_DISABLED)) {
Tejun Heo9af5c9c2007-08-06 18:36:22 +0900845 struct ata_eh_info *ehi = &ap->link.eh_info;
Mikael Petterssona77720a2007-07-03 01:09:05 +0200846 ata_ehi_clear_desc(ehi);
847 ata_ehi_hotplugged(ehi);
848 ata_ehi_push_desc(ehi, "hotplug_status %#x", tmp);
849 ata_port_freeze(ap);
850 ++handled;
851 continue;
852 }
853
854 /* check for a packet interrupt */
Linus Torvalds1da177e2005-04-16 15:20:36 -0700855 tmp = mask & (1 << (i + 1));
Tejun Heoc1389502005-08-22 14:59:24 +0900856 if (tmp && ap &&
Jeff Garzik029f5462006-04-02 10:30:40 -0400857 !(ap->flags & ATA_FLAG_DISABLED)) {
Linus Torvalds1da177e2005-04-16 15:20:36 -0700858 struct ata_queued_cmd *qc;
859
Tejun Heo9af5c9c2007-08-06 18:36:22 +0900860 qc = ata_qc_from_tag(ap, ap->link.active_tag);
Albert Leee50362e2005-09-27 17:39:50 +0800861 if (qc && (!(qc->tf.flags & ATA_TFLAG_POLLING)))
Linus Torvalds1da177e2005-04-16 15:20:36 -0700862 handled += pdc_host_intr(ap, qc);
863 }
864 }
865
Linus Torvalds1da177e2005-04-16 15:20:36 -0700866 VPRINTK("EXIT\n");
867
Luke Kosewski6340f012006-01-28 12:39:29 -0500868done_irq:
Jeff Garzikcca39742006-08-24 03:19:22 -0400869 spin_unlock(&host->lock);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700870 return IRQ_RETVAL(handled);
871}
872
873static inline void pdc_packet_start(struct ata_queued_cmd *qc)
874{
875 struct ata_port *ap = qc->ap;
876 struct pdc_port_priv *pp = ap->private_data;
Tejun Heo0d5ff562007-02-01 15:06:36 +0900877 void __iomem *mmio = ap->host->iomap[PDC_MMIO_BAR];
Linus Torvalds1da177e2005-04-16 15:20:36 -0700878 unsigned int port_no = ap->port_no;
879 u8 seq = (u8) (port_no + 1);
880
881 VPRINTK("ENTER, ap %p\n", ap);
882
Tejun Heo0d5ff562007-02-01 15:06:36 +0900883 writel(0x00000001, mmio + (seq * 4));
884 readl(mmio + (seq * 4)); /* flush */
Linus Torvalds1da177e2005-04-16 15:20:36 -0700885
886 pp->pkt[2] = seq;
887 wmb(); /* flush PRD, pkt writes */
Tejun Heo0d5ff562007-02-01 15:06:36 +0900888 writel(pp->pkt_dma, ap->ioaddr.cmd_addr + PDC_PKT_SUBMIT);
889 readl(ap->ioaddr.cmd_addr + PDC_PKT_SUBMIT); /* flush */
Linus Torvalds1da177e2005-04-16 15:20:36 -0700890}
891
Tejun Heo9a3d9eb2006-01-23 13:09:36 +0900892static unsigned int pdc_qc_issue_prot(struct ata_queued_cmd *qc)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700893{
894 switch (qc->tf.protocol) {
Tejun Heo0dc36882007-12-18 16:34:43 -0500895 case ATAPI_PROT_NODATA:
Mikael Petterssonfba6edb2007-01-13 21:32:30 +0100896 if (qc->dev->flags & ATA_DFLAG_CDB_INTR)
897 break;
898 /*FALLTHROUGH*/
Tejun Heo51b94d22007-06-08 13:46:55 -0700899 case ATA_PROT_NODATA:
900 if (qc->tf.flags & ATA_TFLAG_POLLING)
901 break;
902 /*FALLTHROUGH*/
Tejun Heo0dc36882007-12-18 16:34:43 -0500903 case ATAPI_PROT_DMA:
Linus Torvalds1da177e2005-04-16 15:20:36 -0700904 case ATA_PROT_DMA:
Linus Torvalds1da177e2005-04-16 15:20:36 -0700905 pdc_packet_start(qc);
906 return 0;
907
Linus Torvalds1da177e2005-04-16 15:20:36 -0700908 default:
909 break;
910 }
911
912 return ata_qc_issue_prot(qc);
913}
914
Jeff Garzik057ace52005-10-22 14:27:05 -0400915static void pdc_tf_load_mmio(struct ata_port *ap, const struct ata_taskfile *tf)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700916{
Tejun Heo0dc36882007-12-18 16:34:43 -0500917 WARN_ON(tf->protocol == ATA_PROT_DMA || tf->protocol == ATAPI_PROT_DMA);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700918 ata_tf_load(ap, tf);
919}
920
Jeff Garzik5796d1c2007-10-26 00:03:37 -0400921static void pdc_exec_command_mmio(struct ata_port *ap,
922 const struct ata_taskfile *tf)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700923{
Tejun Heo0dc36882007-12-18 16:34:43 -0500924 WARN_ON(tf->protocol == ATA_PROT_DMA || tf->protocol == ATAPI_PROT_DMA);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700925 ata_exec_command(ap, tf);
926}
927
Mikael Pettersson95006182007-01-09 10:51:46 +0100928static int pdc_check_atapi_dma(struct ata_queued_cmd *qc)
929{
930 u8 *scsicmd = qc->scsicmd->cmnd;
931 int pio = 1; /* atapi dma off by default */
932
933 /* Whitelist commands that may use DMA. */
934 switch (scsicmd[0]) {
935 case WRITE_12:
936 case WRITE_10:
937 case WRITE_6:
938 case READ_12:
939 case READ_10:
940 case READ_6:
941 case 0xad: /* READ_DVD_STRUCTURE */
942 case 0xbe: /* READ_CD */
943 pio = 0;
944 }
945 /* -45150 (FFFF4FA2) to -1 (FFFFFFFF) shall use PIO mode */
946 if (scsicmd[0] == WRITE_10) {
Jeff Garzik5796d1c2007-10-26 00:03:37 -0400947 unsigned int lba =
948 (scsicmd[2] << 24) |
949 (scsicmd[3] << 16) |
950 (scsicmd[4] << 8) |
951 scsicmd[5];
Mikael Pettersson95006182007-01-09 10:51:46 +0100952 if (lba >= 0xFFFF4FA2)
953 pio = 1;
954 }
955 return pio;
956}
957
Mikael Pettersson724114a2007-03-11 21:20:43 +0100958static int pdc_old_sata_check_atapi_dma(struct ata_queued_cmd *qc)
Mikael Pettersson95006182007-01-09 10:51:46 +0100959{
Mikael Pettersson95006182007-01-09 10:51:46 +0100960 /* First generation chips cannot use ATAPI DMA on SATA ports */
Mikael Pettersson724114a2007-03-11 21:20:43 +0100961 return 1;
Mikael Pettersson95006182007-01-09 10:51:46 +0100962}
Linus Torvalds1da177e2005-04-16 15:20:36 -0700963
Tejun Heoeca25dc2007-04-17 23:44:07 +0900964static void pdc_ata_setup_port(struct ata_port *ap,
965 void __iomem *base, void __iomem *scr_addr)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700966{
Tejun Heoeca25dc2007-04-17 23:44:07 +0900967 ap->ioaddr.cmd_addr = base;
968 ap->ioaddr.data_addr = base;
969 ap->ioaddr.feature_addr =
970 ap->ioaddr.error_addr = base + 0x4;
971 ap->ioaddr.nsect_addr = base + 0x8;
972 ap->ioaddr.lbal_addr = base + 0xc;
973 ap->ioaddr.lbam_addr = base + 0x10;
974 ap->ioaddr.lbah_addr = base + 0x14;
975 ap->ioaddr.device_addr = base + 0x18;
976 ap->ioaddr.command_addr =
977 ap->ioaddr.status_addr = base + 0x1c;
978 ap->ioaddr.altstatus_addr =
979 ap->ioaddr.ctl_addr = base + 0x38;
980 ap->ioaddr.scr_addr = scr_addr;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700981}
982
Tejun Heoeca25dc2007-04-17 23:44:07 +0900983static void pdc_host_init(struct ata_host *host)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700984{
Tejun Heoeca25dc2007-04-17 23:44:07 +0900985 void __iomem *mmio = host->iomap[PDC_MMIO_BAR];
986 int is_gen2 = host->ports[0]->flags & PDC_FLAG_GEN_II;
Mikael Petterssond324d4622006-12-06 09:55:43 +0100987 int hotplug_offset;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700988 u32 tmp;
989
Tejun Heoeca25dc2007-04-17 23:44:07 +0900990 if (is_gen2)
Mikael Petterssond324d4622006-12-06 09:55:43 +0100991 hotplug_offset = PDC2_SATA_PLUG_CSR;
992 else
993 hotplug_offset = PDC_SATA_PLUG_CSR;
994
Linus Torvalds1da177e2005-04-16 15:20:36 -0700995 /*
996 * Except for the hotplug stuff, this is voodoo from the
997 * Promise driver. Label this entire section
998 * "TODO: figure out why we do this"
999 */
1000
Mikael Petterssonb2d1eee2006-11-22 22:00:15 +01001001 /* enable BMR_BURST, maybe change FIFO_SHD to 8 dwords */
Linus Torvalds1da177e2005-04-16 15:20:36 -07001002 tmp = readl(mmio + PDC_FLASH_CTL);
Mikael Petterssonb2d1eee2006-11-22 22:00:15 +01001003 tmp |= 0x02000; /* bit 13 (enable bmr burst) */
Tejun Heoeca25dc2007-04-17 23:44:07 +09001004 if (!is_gen2)
Mikael Petterssonb2d1eee2006-11-22 22:00:15 +01001005 tmp |= 0x10000; /* bit 16 (fifo threshold at 8 dw) */
Linus Torvalds1da177e2005-04-16 15:20:36 -07001006 writel(tmp, mmio + PDC_FLASH_CTL);
1007
1008 /* clear plug/unplug flags for all ports */
Luke Kosewski6340f012006-01-28 12:39:29 -05001009 tmp = readl(mmio + hotplug_offset);
1010 writel(tmp | 0xff, mmio + hotplug_offset);
Linus Torvalds1da177e2005-04-16 15:20:36 -07001011
Mikael Petterssona77720a2007-07-03 01:09:05 +02001012 /* unmask plug/unplug ints */
Luke Kosewski6340f012006-01-28 12:39:29 -05001013 tmp = readl(mmio + hotplug_offset);
Mikael Petterssona77720a2007-07-03 01:09:05 +02001014 writel(tmp & ~0xff0000, mmio + hotplug_offset);
Linus Torvalds1da177e2005-04-16 15:20:36 -07001015
Mikael Petterssonb2d1eee2006-11-22 22:00:15 +01001016 /* don't initialise TBG or SLEW on 2nd generation chips */
Tejun Heoeca25dc2007-04-17 23:44:07 +09001017 if (is_gen2)
Mikael Petterssonb2d1eee2006-11-22 22:00:15 +01001018 return;
1019
Linus Torvalds1da177e2005-04-16 15:20:36 -07001020 /* reduce TBG clock to 133 Mhz. */
1021 tmp = readl(mmio + PDC_TBG_MODE);
1022 tmp &= ~0x30000; /* clear bit 17, 16*/
1023 tmp |= 0x10000; /* set bit 17:16 = 0:1 */
1024 writel(tmp, mmio + PDC_TBG_MODE);
1025
1026 readl(mmio + PDC_TBG_MODE); /* flush */
1027 msleep(10);
1028
1029 /* adjust slew rate control register. */
1030 tmp = readl(mmio + PDC_SLEW_CTL);
1031 tmp &= 0xFFFFF03F; /* clear bit 11 ~ 6 */
1032 tmp |= 0x00000900; /* set bit 11-9 = 100b , bit 8-6 = 100 */
1033 writel(tmp, mmio + PDC_SLEW_CTL);
1034}
1035
Jeff Garzik5796d1c2007-10-26 00:03:37 -04001036static int pdc_ata_init_one(struct pci_dev *pdev,
1037 const struct pci_device_id *ent)
Linus Torvalds1da177e2005-04-16 15:20:36 -07001038{
1039 static int printed_version;
Tejun Heoeca25dc2007-04-17 23:44:07 +09001040 const struct ata_port_info *pi = &pdc_port_info[ent->driver_data];
1041 const struct ata_port_info *ppi[PDC_MAX_PORTS];
1042 struct ata_host *host;
Tejun Heo0d5ff562007-02-01 15:06:36 +09001043 void __iomem *base;
Tejun Heoeca25dc2007-04-17 23:44:07 +09001044 int n_ports, i, rc;
Mikael Pettersson5ac2fe52007-05-06 22:14:01 +02001045 int is_sataii_tx4;
Linus Torvalds1da177e2005-04-16 15:20:36 -07001046
1047 if (!printed_version++)
Jeff Garzika9524a72005-10-30 14:39:11 -05001048 dev_printk(KERN_DEBUG, &pdev->dev, "version " DRV_VERSION "\n");
Linus Torvalds1da177e2005-04-16 15:20:36 -07001049
Tejun Heoeca25dc2007-04-17 23:44:07 +09001050 /* enable and acquire resources */
Tejun Heo24dc5f32007-01-20 16:00:28 +09001051 rc = pcim_enable_device(pdev);
Linus Torvalds1da177e2005-04-16 15:20:36 -07001052 if (rc)
1053 return rc;
1054
Tejun Heo0d5ff562007-02-01 15:06:36 +09001055 rc = pcim_iomap_regions(pdev, 1 << PDC_MMIO_BAR, DRV_NAME);
1056 if (rc == -EBUSY)
Tejun Heo24dc5f32007-01-20 16:00:28 +09001057 pcim_pin_device(pdev);
Tejun Heo0d5ff562007-02-01 15:06:36 +09001058 if (rc)
Tejun Heo24dc5f32007-01-20 16:00:28 +09001059 return rc;
Tejun Heoeca25dc2007-04-17 23:44:07 +09001060 base = pcim_iomap_table(pdev)[PDC_MMIO_BAR];
1061
1062 /* determine port configuration and setup host */
1063 n_ports = 2;
1064 if (pi->flags & PDC_FLAG_4_PORTS)
1065 n_ports = 4;
1066 for (i = 0; i < n_ports; i++)
1067 ppi[i] = pi;
1068
1069 if (pi->flags & PDC_FLAG_SATA_PATA) {
1070 u8 tmp = readb(base + PDC_FLASH_CTL+1);
Mikael Petterssond0e58032007-06-19 21:53:30 +02001071 if (!(tmp & 0x80))
Tejun Heoeca25dc2007-04-17 23:44:07 +09001072 ppi[n_ports++] = pi + 1;
Tejun Heoeca25dc2007-04-17 23:44:07 +09001073 }
1074
1075 host = ata_host_alloc_pinfo(&pdev->dev, ppi, n_ports);
1076 if (!host) {
1077 dev_printk(KERN_ERR, &pdev->dev, "failed to allocate host\n");
1078 return -ENOMEM;
1079 }
1080 host->iomap = pcim_iomap_table(pdev);
1081
Mikael Petterssond0e58032007-06-19 21:53:30 +02001082 is_sataii_tx4 = pdc_is_sataii_tx4(pi->flags);
Mikael Pettersson5ac2fe52007-05-06 22:14:01 +02001083 for (i = 0; i < host->n_ports; i++) {
Tejun Heocbcdd872007-08-18 13:14:55 +09001084 struct ata_port *ap = host->ports[i];
Mikael Petterssond0e58032007-06-19 21:53:30 +02001085 unsigned int ata_no = pdc_port_no_to_ata_no(i, is_sataii_tx4);
Tejun Heocbcdd872007-08-18 13:14:55 +09001086 unsigned int port_offset = 0x200 + ata_no * 0x80;
1087 unsigned int scr_offset = 0x400 + ata_no * 0x100;
1088
1089 pdc_ata_setup_port(ap, base + port_offset, base + scr_offset);
1090
1091 ata_port_pbar_desc(ap, PDC_MMIO_BAR, -1, "mmio");
1092 ata_port_pbar_desc(ap, PDC_MMIO_BAR, port_offset, "port");
Mikael Pettersson5ac2fe52007-05-06 22:14:01 +02001093 }
Tejun Heoeca25dc2007-04-17 23:44:07 +09001094
1095 /* initialize adapter */
1096 pdc_host_init(host);
Linus Torvalds1da177e2005-04-16 15:20:36 -07001097
1098 rc = pci_set_dma_mask(pdev, ATA_DMA_MASK);
1099 if (rc)
Tejun Heo24dc5f32007-01-20 16:00:28 +09001100 return rc;
Linus Torvalds1da177e2005-04-16 15:20:36 -07001101 rc = pci_set_consistent_dma_mask(pdev, ATA_DMA_MASK);
1102 if (rc)
Tejun Heo24dc5f32007-01-20 16:00:28 +09001103 return rc;
Linus Torvalds1da177e2005-04-16 15:20:36 -07001104
Tejun Heoeca25dc2007-04-17 23:44:07 +09001105 /* start host, request IRQ and attach */
Linus Torvalds1da177e2005-04-16 15:20:36 -07001106 pci_set_master(pdev);
Tejun Heoeca25dc2007-04-17 23:44:07 +09001107 return ata_host_activate(host, pdev->irq, pdc_interrupt, IRQF_SHARED,
1108 &pdc_ata_sht);
Linus Torvalds1da177e2005-04-16 15:20:36 -07001109}
1110
Linus Torvalds1da177e2005-04-16 15:20:36 -07001111static int __init pdc_ata_init(void)
1112{
Pavel Roskinb7887192006-08-10 18:13:18 +09001113 return pci_register_driver(&pdc_ata_pci_driver);
Linus Torvalds1da177e2005-04-16 15:20:36 -07001114}
1115
Linus Torvalds1da177e2005-04-16 15:20:36 -07001116static void __exit pdc_ata_exit(void)
1117{
1118 pci_unregister_driver(&pdc_ata_pci_driver);
1119}
1120
Linus Torvalds1da177e2005-04-16 15:20:36 -07001121MODULE_AUTHOR("Jeff Garzik");
Tobias Lorenzf497ba72005-05-12 15:51:01 -04001122MODULE_DESCRIPTION("Promise ATA TX2/TX4/TX4000 low-level driver");
Linus Torvalds1da177e2005-04-16 15:20:36 -07001123MODULE_LICENSE("GPL");
1124MODULE_DEVICE_TABLE(pci, pdc_ata_pci_tbl);
1125MODULE_VERSION(DRV_VERSION);
1126
1127module_init(pdc_ata_init);
1128module_exit(pdc_ata_exit);