blob: 0120c7f1109cb2cf830b002f9e77e774ddbdef79 [file] [log] [blame]
Chaotian Jing4c31d502015-06-15 19:20:47 +08001* MTK MMC controller
2
3The MTK MSDC can act as a MMC controller
4to support MMC, SD, and SDIO types of memory cards.
5
6This file documents differences between the core properties in mmc.txt
7and the properties used by the msdc driver.
8
9Required properties:
10- compatible: Should be "mediatek,mt8173-mmc","mediatek,mt8135-mmc"
11- interrupts: Should contain MSDC interrupt number
12- clocks: MSDC source clock, HCLK
13- clock-names: "source", "hclk"
14- pinctrl-names: should be "default", "state_uhs"
15- pinctrl-0: should contain default/high speed pin ctrl
16- pinctrl-1: should contain uhs mode pin ctrl
17- vmmc-supply: power to the Core
18- vqmmc-supply: power to the IO
19
Chaotian Jing2c21d262015-10-27 14:24:22 +080020Optional properties:
21- assigned-clocks: PLL of the source clock
22- assigned-clock-parents: parent of source clock, used for HS400 mode to get 400Mhz source clock
23- hs400-ds-delay: HS400 DS delay setting
24
Chaotian Jing4c31d502015-06-15 19:20:47 +080025Examples:
26mmc0: mmc@11230000 {
27 compatible = "mediatek,mt8173-mmc", "mediatek,mt8135-mmc";
28 reg = <0 0x11230000 0 0x108>;
29 interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_LOW>;
30 vmmc-supply = <&mt6397_vemc_3v3_reg>;
31 vqmmc-supply = <&mt6397_vio18_reg>;
Chaotian Jing2c21d262015-10-27 14:24:22 +080032 clocks = <&pericfg CLK_PERI_MSDC30_0>,
33 <&topckgen CLK_TOP_MSDC50_0_H_SEL>;
Chaotian Jing4c31d502015-06-15 19:20:47 +080034 clock-names = "source", "hclk";
35 pinctrl-names = "default", "state_uhs";
36 pinctrl-0 = <&mmc0_pins_default>;
37 pinctrl-1 = <&mmc0_pins_uhs>;
Chaotian Jing2c21d262015-10-27 14:24:22 +080038 assigned-clocks = <&topckgen CLK_TOP_MSDC50_0_SEL>;
39 assigned-clock-parents = <&topckgen CLK_TOP_MSDCPLL_D2>;
40 hs400-ds-delay = <0x14015>;
Chaotian Jing4c31d502015-06-15 19:20:47 +080041};