blob: 6f0e0273b6462cf3ad9a4a3a55e4c3091ab91890 [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001#ifndef __ASM_SMP_H
2#define __ASM_SMP_H
3
4/*
5 * We need the APIC definitions automatically as part of 'smp.h'
6 */
Linus Torvalds1da177e2005-04-16 15:20:36 -07007#include <linux/threads.h>
8#include <linux/cpumask.h>
9#include <linux/bitops.h>
Sam Ravnborg43999d92007-03-16 21:07:36 +010010#include <linux/init.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070011extern int disable_apic;
Linus Torvalds1da177e2005-04-16 15:20:36 -070012
Linus Torvalds1da177e2005-04-16 15:20:36 -070013#include <asm/mpspec.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070014#include <asm/apic.h>
Jan Beulich00f1ea62007-05-02 19:27:04 +020015#include <asm/io_apic.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070016#include <asm/thread_info.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070017
18#ifdef CONFIG_SMP
Linus Torvalds1da177e2005-04-16 15:20:36 -070019
20#include <asm/pda.h>
21
22struct pt_regs;
23
Andi Kleena8ab26f2005-04-16 15:25:19 -070024extern cpumask_t cpu_present_mask;
25extern cpumask_t cpu_possible_map;
26extern cpumask_t cpu_online_map;
27extern cpumask_t cpu_callout_map;
Andi Kleen3c021752006-01-11 22:45:12 +010028extern cpumask_t cpu_initialized;
Andi Kleena8ab26f2005-04-16 15:25:19 -070029
Linus Torvalds1da177e2005-04-16 15:20:36 -070030/*
31 * Private routines/data
32 */
33
34extern void smp_alloc_memory(void);
Linus Torvalds1da177e2005-04-16 15:20:36 -070035extern volatile unsigned long smp_invalidate_needed;
Ashok Raj884d9e42005-06-25 14:55:02 -070036extern void lock_ipi_call_lock(void);
37extern void unlock_ipi_call_lock(void);
Linus Torvalds1da177e2005-04-16 15:20:36 -070038extern int smp_num_siblings;
Linus Torvalds1da177e2005-04-16 15:20:36 -070039extern void smp_send_reschedule(int cpu);
Laurent Vivier66d16ed2007-10-19 20:35:03 +020040extern int smp_call_function_mask(cpumask_t mask, void (*func)(void *),
41 void *info, int wait);
Eric W. Biederman3d483f42005-07-29 14:03:29 -070042
Mike Travis08357612007-10-16 01:24:04 -070043/*
Mike Travisd5a74302007-10-16 01:24:05 -070044 * cpu_sibling_map and cpu_core_map now live
45 * in the per cpu area
Mike Travis08357612007-10-16 01:24:04 -070046 *
Mike Travisd5a74302007-10-16 01:24:05 -070047 * extern cpumask_t cpu_sibling_map[NR_CPUS];
Mike Travis08357612007-10-16 01:24:04 -070048 * extern cpumask_t cpu_core_map[NR_CPUS];
49 */
Mike Travisd5a74302007-10-16 01:24:05 -070050DECLARE_PER_CPU(cpumask_t, cpu_sibling_map);
Mike Travis08357612007-10-16 01:24:04 -070051DECLARE_PER_CPU(cpumask_t, cpu_core_map);
Mike Travisb6278472007-10-19 20:35:03 +020052DECLARE_PER_CPU(u8, cpu_llc_id);
Linus Torvalds1da177e2005-04-16 15:20:36 -070053
54#define SMP_TRAMPOLINE_BASE 0x6000
55
56/*
57 * On x86 all CPUs are mapped 1:1 to the APIC space.
58 * This simplifies scheduling and IPI sending and
59 * compresses data structures.
60 */
61
Linus Torvalds1da177e2005-04-16 15:20:36 -070062static inline int num_booting_cpus(void)
63{
64 return cpus_weight(cpu_callout_map);
65}
66
Ingo Molnar39c715b2005-06-21 17:14:34 -070067#define raw_smp_processor_id() read_pda(cpunumber)
Linus Torvalds1da177e2005-04-16 15:20:36 -070068
Ashok Raj76e4f662005-06-25 14:55:00 -070069extern int __cpu_disable(void);
70extern void __cpu_die(unsigned int cpu);
Andi Kleen421c7ce2005-10-10 22:32:45 +020071extern void prefill_possible_map(void);
Andi Kleen420f8f62005-11-05 17:25:54 +010072extern unsigned num_processors;
Sam Ravnborg43999d92007-03-16 21:07:36 +010073extern unsigned __cpuinitdata disabled_cpus;
Linus Torvalds1da177e2005-04-16 15:20:36 -070074
Linus Torvalds1da177e2005-04-16 15:20:36 -070075#define NO_PROC_ID 0xFF /* No processor magic marker */
76
Fernando Luis Vazquez Cao2f4dfe22007-05-09 02:33:25 -070077#endif /* CONFIG_SMP */
Linus Torvalds1da177e2005-04-16 15:20:36 -070078
Fernando Luis Vazquez Caodd988522007-05-09 02:33:28 -070079static inline int hard_smp_processor_id(void)
80{
81 /* we don't want to mark this access volatile - bad code generation */
82 return GET_APIC_ID(*(unsigned int *)(APIC_BASE+APIC_ID));
83}
84
Linus Torvalds1da177e2005-04-16 15:20:36 -070085/*
86 * Some lowlevel functions might want to know about
87 * the real APIC ID <-> CPU # mapping.
88 */
Mike Travis71fff5e2007-10-19 20:35:03 +020089extern u8 __initdata x86_cpu_to_apicid_init[];
90extern void *x86_cpu_to_apicid_ptr;
91DECLARE_PER_CPU(u8, x86_cpu_to_apicid); /* physical ID */
Linus Torvalds1da177e2005-04-16 15:20:36 -070092extern u8 bios_cpu_apicid[];
93
Linus Torvalds1da177e2005-04-16 15:20:36 -070094static inline int cpu_present_to_apicid(int mps_cpu)
95{
96 if (mps_cpu < NR_CPUS)
97 return (int)bios_cpu_apicid[mps_cpu];
98 else
99 return BAD_APICID;
100}
101
Linus Torvalds1da177e2005-04-16 15:20:36 -0700102#ifndef CONFIG_SMP
103#define stack_smp_processor_id() 0
Linus Torvalds1da177e2005-04-16 15:20:36 -0700104#define cpu_logical_map(x) (x)
105#else
106#include <asm/thread_info.h>
107#define stack_smp_processor_id() \
108({ \
109 struct thread_info *ti; \
110 __asm__("andq %%rsp,%0; ":"=r" (ti) : "0" (CURRENT_MASK)); \
111 ti->cpu; \
112})
113#endif
114
Linus Torvalds1da177e2005-04-16 15:20:36 -0700115static __inline int logical_smp_processor_id(void)
116{
117 /* we don't want to mark this access volatile - bad code generation */
118 return GET_APIC_LOGICAL_ID(*(unsigned long *)(APIC_BASE+APIC_LDR));
119}
Linus Torvalds1da177e2005-04-16 15:20:36 -0700120
Ashok Rajb4033c12005-11-08 21:42:33 -0800121#ifdef CONFIG_SMP
Mike Travis71fff5e2007-10-19 20:35:03 +0200122#define cpu_physical_id(cpu) per_cpu(x86_cpu_to_apicid, cpu)
Ashok Rajb4033c12005-11-08 21:42:33 -0800123#else
Mike Travisb6278472007-10-19 20:35:03 +0200124extern unsigned int boot_cpu_id;
Ashok Rajb4033c12005-11-08 21:42:33 -0800125#define cpu_physical_id(cpu) boot_cpu_id
Vojtech Pavlikc08c8202006-09-26 10:52:28 +0200126#endif /* !CONFIG_SMP */
Linus Torvalds1da177e2005-04-16 15:20:36 -0700127#endif
128