blob: b4f6cadd28fe5c3c270d8032c1f494e800a70c6a [file] [log] [blame]
Brian Norris8ac326f2014-04-10 11:05:34 -07001menuconfig MTD_SPI_NOR
2 tristate "SPI-NOR device support"
Huang Shijieb1994892014-02-24 18:37:37 +08003 depends on MTD
4 help
5 This is the framework for the SPI NOR which can be used by the SPI
6 device drivers and the SPI-NOR device driver.
Brian Norrise43b2062014-04-08 20:30:25 -07007
8if MTD_SPI_NOR
9
Bayi Cheng3ce351b2015-11-18 11:30:02 +080010config MTD_MT81xx_NOR
11 tristate "Mediatek MT81xx SPI NOR flash controller"
Richard Weinberger15c0be72016-01-25 23:24:10 +010012 depends on HAS_IOMEM
Bayi Cheng3ce351b2015-11-18 11:30:02 +080013 help
14 This enables access to SPI NOR flash, using MT81xx SPI NOR flash
15 controller. This controller does not support generic SPI BUS, it only
16 supports SPI NOR Flash.
17
Rafał Miłecki57cf26c2014-08-17 11:27:26 +020018config MTD_SPI_NOR_USE_4K_SECTORS
19 bool "Use small 4096 B erase sectors"
20 default y
21 help
22 Many flash memories support erasing small (4096 B) sectors. Depending
23 on the usage this feature may provide performance gain in comparison
24 to erasing whole blocks (32/64 KiB).
25 Changing a small part of the flash's contents is usually faster with
26 small sectors. On the other hand erasing should be faster when using
27 64 KiB block instead of 16 × 4 KiB sectors.
28
29 Please note that some tools/drivers/filesystems may not work with
30 4096 B erase size (e.g. UBIFS requires 15 KiB as a minimum).
31
Cyrille Pitchen161aaab2016-06-13 17:10:26 +020032config SPI_ATMEL_QUADSPI
33 tristate "Atmel Quad SPI Controller"
Arnd Bergmann542a4302018-12-10 21:38:16 +010034 depends on ARCH_AT91 || (ARM && COMPILE_TEST && !ARCH_EBSA110)
Cyrille Pitchen161aaab2016-06-13 17:10:26 +020035 depends on OF && HAS_IOMEM
36 help
37 This enables support for the Quad SPI controller in master mode.
38 This driver does not support generic SPI. The implementation only
39 supports SPI NOR.
40
Graham Moore14062342016-06-04 02:39:34 +020041config SPI_CADENCE_QUADSPI
42 tristate "Cadence Quad SPI controller"
Brian Norris1dcff2e2016-07-19 13:05:41 -070043 depends on OF && ARM
Graham Moore14062342016-06-04 02:39:34 +020044 help
45 Enable support for the Cadence Quad SPI Flash controller.
46
47 Cadence QSPI is a specialized controller for connecting an SPI
48 Flash over 1/2/4-bit wide bus. Enable this option if you have a
49 device with a Cadence QSPI controller and want to access the
50 Flash as an MTD device.
51
Huang Shijiee46ecda2014-02-24 18:37:42 +080052config SPI_FSL_QUADSPI
53 tristate "Freescale Quad SPI controller"
Yao Yuana578c4f2016-01-26 15:23:57 +080054 depends on ARCH_MXC || SOC_LS1021A || ARCH_LAYERSCAPE || COMPILE_TEST
Brian Norrisd26a22d2015-10-12 13:35:16 -070055 depends on HAS_IOMEM
Huang Shijiee46ecda2014-02-24 18:37:42 +080056 help
57 This enables support for the Quad SPI controller in master mode.
Fabio Estevam842c12d2015-08-13 14:02:05 -030058 This controller does not support generic SPI. It only supports
59 SPI NOR.
Brian Norrise43b2062014-04-08 20:30:25 -070060
Jiancheng Xuee523f112016-06-28 15:48:19 +080061config SPI_HISI_SFC
62 tristate "Hisilicon SPI-NOR Flash Controller(SFC)"
63 depends on ARCH_HISI || COMPILE_TEST
64 depends on HAS_IOMEM && HAS_DMA
65 help
66 This enables support for hisilicon SPI-NOR flash controller.
67
Joachim Eastwoodf617b952015-08-13 19:19:40 +020068config SPI_NXP_SPIFI
69 tristate "NXP SPI Flash Interface (SPIFI)"
70 depends on OF && (ARCH_LPC18XX || COMPILE_TEST)
71 depends on HAS_IOMEM
72 help
73 Enable support for the NXP LPC SPI Flash Interface controller.
74
75 SPIFI is a specialized controller for connecting serial SPI
76 Flash. Enable this option if you have a device with a SPIFI
77 controller and want to access the Flash as a mtd device.
78
Brian Norrise43b2062014-04-08 20:30:25 -070079endif # MTD_SPI_NOR