blob: b955fafc58ba5c5f60a20db543f4711911d4a46d [file] [log] [blame]
Gabor Juhosd4a67d92011-01-04 21:28:14 +01001/*
Gabor Juhos0bd3acd2011-06-20 21:26:03 +02002 * Atheros AR7XXX/AR9XXX SoC early printk support
Gabor Juhosd4a67d92011-01-04 21:28:14 +01003 *
Gabor Juhos0bd3acd2011-06-20 21:26:03 +02004 * Copyright (C) 2008-2011 Gabor Juhos <juhosg@openwrt.org>
Gabor Juhosd4a67d92011-01-04 21:28:14 +01005 * Copyright (C) 2008 Imre Kaloz <kaloz@openwrt.org>
6 *
7 * This program is free software; you can redistribute it and/or modify it
8 * under the terms of the GNU General Public License version 2 as published
9 * by the Free Software Foundation.
10 */
11
12#include <linux/io.h>
Gabor Juhos0bd3acd2011-06-20 21:26:03 +020013#include <linux/errno.h>
Gabor Juhosd4a67d92011-01-04 21:28:14 +010014#include <linux/serial_reg.h>
15#include <asm/addrspace.h>
16
Gabor Juhos0bd3acd2011-06-20 21:26:03 +020017#include <asm/mach-ath79/ath79.h>
Gabor Juhosd4a67d92011-01-04 21:28:14 +010018#include <asm/mach-ath79/ar71xx_regs.h>
Gabor Juhos0bd3acd2011-06-20 21:26:03 +020019#include <asm/mach-ath79/ar933x_uart.h>
Gabor Juhosd4a67d92011-01-04 21:28:14 +010020
Gabor Juhos0bd3acd2011-06-20 21:26:03 +020021static void (*_prom_putchar) (unsigned char);
22
23static inline void prom_putchar_wait(void __iomem *reg, u32 mask, u32 val)
Gabor Juhosd4a67d92011-01-04 21:28:14 +010024{
Gabor Juhos0bd3acd2011-06-20 21:26:03 +020025 u32 t;
Gabor Juhosd4a67d92011-01-04 21:28:14 +010026
27 do {
Gabor Juhos0bd3acd2011-06-20 21:26:03 +020028 t = __raw_readl(reg);
29 if ((t & mask) == val)
Gabor Juhosd4a67d92011-01-04 21:28:14 +010030 break;
31 } while (1);
32}
33
Gabor Juhos0bd3acd2011-06-20 21:26:03 +020034static void prom_putchar_ar71xx(unsigned char ch)
Gabor Juhosd4a67d92011-01-04 21:28:14 +010035{
36 void __iomem *base = (void __iomem *)(KSEG1ADDR(AR71XX_UART_BASE));
37
Gabor Juhos0bd3acd2011-06-20 21:26:03 +020038 prom_putchar_wait(base + UART_LSR * 4, UART_LSR_THRE, UART_LSR_THRE);
Gabor Juhosd4a67d92011-01-04 21:28:14 +010039 __raw_writel(ch, base + UART_TX * 4);
Gabor Juhos0bd3acd2011-06-20 21:26:03 +020040 prom_putchar_wait(base + UART_LSR * 4, UART_LSR_THRE, UART_LSR_THRE);
41}
42
43static void prom_putchar_ar933x(unsigned char ch)
44{
45 void __iomem *base = (void __iomem *)(KSEG1ADDR(AR933X_UART_BASE));
46
47 prom_putchar_wait(base + AR933X_UART_DATA_REG, AR933X_UART_DATA_TX_CSR,
48 AR933X_UART_DATA_TX_CSR);
49 __raw_writel(AR933X_UART_DATA_TX_CSR | ch, base + AR933X_UART_DATA_REG);
50 prom_putchar_wait(base + AR933X_UART_DATA_REG, AR933X_UART_DATA_TX_CSR,
51 AR933X_UART_DATA_TX_CSR);
52}
53
54static void prom_putchar_dummy(unsigned char ch)
55{
56 /* nothing to do */
57}
58
59static void prom_putchar_init(void)
60{
61 void __iomem *base;
62 u32 id;
63
64 base = (void __iomem *)(KSEG1ADDR(AR71XX_RESET_BASE));
65 id = __raw_readl(base + AR71XX_RESET_REG_REV_ID);
66 id &= REV_ID_MAJOR_MASK;
67
68 switch (id) {
69 case REV_ID_MAJOR_AR71XX:
70 case REV_ID_MAJOR_AR7240:
71 case REV_ID_MAJOR_AR7241:
72 case REV_ID_MAJOR_AR7242:
73 case REV_ID_MAJOR_AR913X:
Gabor Juhos703327d2012-03-14 10:45:19 +010074 case REV_ID_MAJOR_AR9341:
75 case REV_ID_MAJOR_AR9342:
76 case REV_ID_MAJOR_AR9344:
Gabor Juhos90898772013-02-15 13:38:15 +000077 case REV_ID_MAJOR_QCA9556:
78 case REV_ID_MAJOR_QCA9558:
Gabor Juhos0bd3acd2011-06-20 21:26:03 +020079 _prom_putchar = prom_putchar_ar71xx;
80 break;
81
82 case REV_ID_MAJOR_AR9330:
83 case REV_ID_MAJOR_AR9331:
84 _prom_putchar = prom_putchar_ar933x;
85 break;
86
87 default:
88 _prom_putchar = prom_putchar_dummy;
89 break;
90 }
91}
92
93void prom_putchar(unsigned char ch)
94{
95 if (!_prom_putchar)
96 prom_putchar_init();
97
98 _prom_putchar(ch);
Gabor Juhosd4a67d92011-01-04 21:28:14 +010099}