Gitiles
Code Review Sign In
gerrit-public.fairphone.software / kernel / msm-4.9 / 1e21fd5af3797a2c322e1723c69732e77aa74f48 / . / include / asm-xtensa / cacheflush.h
blob: 22ef901b7845fa27087cdfc2586c93047af16513 [file] [log] [blame]
Chris Zankel9a8fd552005-06-23 22:01:26 -0700[diff] [blame]1/*
2 * include/asm-xtensa/cacheflush.h
3 *
4 * This file is subject to the terms and conditions of the GNU General Public
5 * License. See the file "COPYING" in the main directory of this archive
6 * for more details.
7 *
Chris Zankel173d66812006-12-10 02:18:48 -0800[diff] [blame]8 * (C) 2001 - 2006 Tensilica Inc.
Chris Zankel9a8fd552005-06-23 22:01:26 -0700[diff] [blame]9 */
10
11#ifndef _XTENSA_CACHEFLUSH_H
12#define _XTENSA_CACHEFLUSH_H
13
14#ifdef __KERNEL__
15
16#include <linux/mm.h>
17#include <asm/processor.h>
18#include <asm/page.h>
19
20/*
21 * flush and invalidate data cache, invalidate instruction cache:
22 *
23 * __flush_invalidate_cache_all()
24 * __flush_invalidate_cache_range(from,sze)
25 *
26 * invalidate data or instruction cache:
27 *
28 * __invalidate_icache_all()
29 * __invalidate_icache_page(adr)
30 * __invalidate_dcache_page(adr)
31 * __invalidate_icache_range(from,size)
32 * __invalidate_dcache_range(from,size)
33 *
34 * flush data cache:
35 *
36 * __flush_dcache_page(adr)
37 *
38 * flush and invalidate data cache:
39 *
40 * __flush_invalidate_dcache_all()
41 * __flush_invalidate_dcache_page(adr)
42 * __flush_invalidate_dcache_range(from,size)
43 */
44
45extern void __flush_invalidate_cache_all(void);
46extern void __flush_invalidate_cache_range(unsigned long, unsigned long);
47extern void __flush_invalidate_dcache_all(void);
48extern void __invalidate_icache_all(void);
49
50extern void __invalidate_dcache_page(unsigned long);
51extern void __invalidate_icache_page(unsigned long);
52extern void __invalidate_icache_range(unsigned long, unsigned long);
53extern void __invalidate_dcache_range(unsigned long, unsigned long);
54
55#if XCHAL_DCACHE_IS_WRITEBACK
56extern void __flush_dcache_page(unsigned long);
57extern void __flush_invalidate_dcache_page(unsigned long);
58extern void __flush_invalidate_dcache_range(unsigned long, unsigned long);
59#else
60# define __flush_dcache_page(p) do { } while(0)
61# define __flush_invalidate_dcache_page(p) do { } while(0)
62# define __flush_invalidate_dcache_range(p,s) do { } while(0)
63#endif
64
65/*
66 * We have physically tagged caches - nothing to do here -
67 * unless we have cache aliasing.
68 *
69 * Pages can get remapped. Because this might change the 'color' of that page,
70 * we have to flush the cache before the PTE is changed.
71 * (see also Documentation/cachetlb.txt)
72 */
73
74#if (DCACHE_WAY_SIZE > PAGE_SIZE) && XCHAL_DCACHE_IS_WRITEBACK
75
76#define flush_cache_all() __flush_invalidate_cache_all();
77#define flush_cache_mm(mm) __flush_invalidate_cache_all();
Ralf Baechleec8c0442006-12-12 17:14:57 +0000[diff] [blame]78#define flush_cache_dup_mm(mm) __flush_invalidate_cache_all();
Chris Zankel9a8fd552005-06-23 22:01:26 -0700[diff] [blame]79
80#define flush_cache_vmap(start,end) __flush_invalidate_cache_all();
81#define flush_cache_vunmap(start,end) __flush_invalidate_cache_all();
82
83extern void flush_dcache_page(struct page*);
84
85extern void flush_cache_range(struct vm_area_struct*, ulong, ulong);
86extern void flush_cache_page(struct vm_area_struct*, unsigned long, unsigned long);
87
88#else
89
90#define flush_cache_all() do { } while (0)
91#define flush_cache_mm(mm) do { } while (0)
Ralf Baechleec8c0442006-12-12 17:14:57 +0000[diff] [blame]92#define flush_cache_dup_mm(mm) do { } while (0)
Chris Zankel9a8fd552005-06-23 22:01:26 -0700[diff] [blame]93
94#define flush_cache_vmap(start,end) do { } while (0)
95#define flush_cache_vunmap(start,end) do { } while (0)
96
97#define flush_dcache_page(page) do { } while (0)
98
99#define flush_cache_page(vma,addr,pfn) do { } while (0)
100#define flush_cache_range(vma,start,end) do { } while (0)
101
102#endif
103
104#define flush_icache_range(start,end) \
105 __invalidate_icache_range(start,(end)-(start))
106
107/* This is not required, see Documentation/cachetlb.txt */
108
109#define flush_icache_page(vma,page) do { } while(0)
110
111#define flush_dcache_mmap_lock(mapping) do { } while (0)
112#define flush_dcache_mmap_unlock(mapping) do { } while (0)
113
114
115#define copy_to_user_page(vma, page, vaddr, dst, src, len) \
116 memcpy(dst, src, len)
117
118#define copy_from_user_page(vma, page, vaddr, dst, src, len) \
119 memcpy(dst, src, len)
120
121#endif /* __KERNEL__ */
122
123#endif /* _XTENSA_CACHEFLUSH_H */
124