blob: ce2ec32989304d6e6323639fa4c99dcf96578a00 [file] [log] [blame]
Ben Dookse4d06e32007-02-16 12:12:31 +01001/* linux/arch/arm/mach-s3c2443/s3c2443.c
2 *
3 * Copyright (c) 2007 Simtec Electronics
4 * Ben Dooks <ben@simtec.co.uk>
5 *
6 * Samsung S3C2443 Mobile CPU support
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11*/
12
13#include <linux/kernel.h>
14#include <linux/types.h>
15#include <linux/interrupt.h>
16#include <linux/list.h>
17#include <linux/timer.h>
18#include <linux/init.h>
19#include <linux/platform_device.h>
20#include <linux/serial_core.h>
21#include <linux/sysdev.h>
22#include <linux/clk.h>
Russell Kingfced80c2008-09-06 12:10:45 +010023#include <linux/io.h>
Ben Dookse4d06e32007-02-16 12:12:31 +010024
25#include <asm/mach/arch.h>
26#include <asm/mach/map.h>
27#include <asm/mach/irq.h>
28
Russell Kinga09e64f2008-08-05 16:14:15 +010029#include <mach/hardware.h>
Ben Dookse4d06e32007-02-16 12:12:31 +010030#include <asm/irq.h>
31
Russell Kinga09e64f2008-08-05 16:14:15 +010032#include <mach/regs-s3c2443-clock.h>
33#include <mach/reset.h>
Ben Dookse4d06e32007-02-16 12:12:31 +010034
Ben Dooksa2b7ba92008-10-07 22:26:09 +010035#include <plat/s3c2443.h>
36#include <plat/devs.h>
37#include <plat/cpu.h>
Ben Dookse4d06e32007-02-16 12:12:31 +010038
39static struct map_desc s3c2443_iodesc[] __initdata = {
40 IODESC_ENT(WATCHDOG),
41 IODESC_ENT(CLKPWR),
42 IODESC_ENT(TIMER),
43};
44
45struct sysdev_class s3c2443_sysclass = {
Kay Sieversaf5ca3f2007-12-20 02:09:39 +010046 .name = "s3c2443-core",
Ben Dookse4d06e32007-02-16 12:12:31 +010047};
48
49static struct sys_device s3c2443_sysdev = {
50 .cls = &s3c2443_sysclass,
51};
52
Ben Dooksb4f14eb2007-02-15 22:53:52 +010053static void s3c2443_hard_reset(void)
54{
55 __raw_writel(S3C2443_SWRST_RESET, S3C2443_SWRST);
56}
57
Ben Dookse4d06e32007-02-16 12:12:31 +010058int __init s3c2443_init(void)
59{
60 printk("S3C2443: Initialising architecture\n");
61
Ben Dooksb4f14eb2007-02-15 22:53:52 +010062 s3c24xx_reset_hook = s3c2443_hard_reset;
63
Ben Dooksd9c0ebb2007-02-15 22:29:36 +010064 s3c_device_nand.name = "s3c2412-nand";
65
Ben Dooks7e966f32007-05-20 18:02:50 +010066 /* change WDT IRQ number */
67 s3c_device_wdt.resource[1].start = IRQ_S3C2443_WDT;
68 s3c_device_wdt.resource[1].end = IRQ_S3C2443_WDT;
69
Ben Dookse4d06e32007-02-16 12:12:31 +010070 return sysdev_register(&s3c2443_sysdev);
71}
72
73void __init s3c2443_init_uarts(struct s3c2410_uartcfg *cfg, int no)
74{
75 s3c24xx_init_uartdevs("s3c2440-uart", s3c2410_uart_resources, cfg, no);
76}
77
78/* s3c2443_map_io
79 *
80 * register the standard cpu IO areas, and any passed in from the
81 * machine specific initialisation.
82 */
83
Ben Dooks74b265d2008-10-21 14:06:31 +010084void __init s3c2443_map_io(void)
Ben Dookse4d06e32007-02-16 12:12:31 +010085{
86 iotable_init(s3c2443_iodesc, ARRAY_SIZE(s3c2443_iodesc));
Ben Dookse4d06e32007-02-16 12:12:31 +010087}
88
89/* need to register class before we actually register the device, and
90 * we also need to ensure that it has been initialised before any of the
91 * drivers even try to use it (even if not on an s3c2443 based system)
92 * as a driver which may support both 2443 and 2440 may try and use it.
93*/
94
95static int __init s3c2443_core_init(void)
96{
97 return sysdev_class_register(&s3c2443_sysclass);
98}
99
100core_initcall(s3c2443_core_init);