blob: 81cf36b691f1dfd42c2ed4f5a48f6bc42a0a7a0e [file] [log] [blame]
Martin Schwidefsky3363fbd2006-04-27 18:40:12 -07001#ifndef _ASM_S390_FUTEX_H
2#define _ASM_S390_FUTEX_H
Jakub Jelinek4732efb2005-09-06 15:16:25 -07003
Martin Schwidefsky3363fbd2006-04-27 18:40:12 -07004#ifdef __KERNEL__
Jakub Jelinek4732efb2005-09-06 15:16:25 -07005
Martin Schwidefsky3363fbd2006-04-27 18:40:12 -07006#include <linux/futex.h>
Heiko Carstensd8ad0752007-01-09 10:18:50 +01007#include <linux/uaccess.h>
Martin Schwidefsky3363fbd2006-04-27 18:40:12 -07008#include <asm/errno.h>
Martin Schwidefsky3363fbd2006-04-27 18:40:12 -07009
Michel Lespinasse8d7718a2011-03-10 18:50:58 -080010static inline int futex_atomic_op_inuser (int encoded_op, u32 __user *uaddr)
Martin Schwidefsky3363fbd2006-04-27 18:40:12 -070011{
12 int op = (encoded_op >> 28) & 7;
13 int cmp = (encoded_op >> 24) & 15;
14 int oparg = (encoded_op << 8) >> 20;
15 int cmparg = (encoded_op << 20) >> 20;
Gerald Schaeferd02765d2006-09-20 15:59:42 +020016 int oldval, ret;
17
Martin Schwidefsky3363fbd2006-04-27 18:40:12 -070018 if (encoded_op & (FUTEX_OP_OPARG_SHIFT << 28))
19 oparg = 1 << oparg;
20
Michel Lespinasse8d7718a2011-03-10 18:50:58 -080021 if (! access_ok (VERIFY_WRITE, uaddr, sizeof(u32)))
Martin Schwidefsky3363fbd2006-04-27 18:40:12 -070022 return -EFAULT;
23
Heiko Carstensd8ad0752007-01-09 10:18:50 +010024 pagefault_disable();
Gerald Schaeferd02765d2006-09-20 15:59:42 +020025 ret = uaccess.futex_atomic_op(op, uaddr, oparg, &oldval);
Heiko Carstensd8ad0752007-01-09 10:18:50 +010026 pagefault_enable();
Martin Schwidefsky3363fbd2006-04-27 18:40:12 -070027
28 if (!ret) {
29 switch (cmp) {
30 case FUTEX_OP_CMP_EQ: ret = (oldval == cmparg); break;
31 case FUTEX_OP_CMP_NE: ret = (oldval != cmparg); break;
32 case FUTEX_OP_CMP_LT: ret = (oldval < cmparg); break;
33 case FUTEX_OP_CMP_GE: ret = (oldval >= cmparg); break;
34 case FUTEX_OP_CMP_LE: ret = (oldval <= cmparg); break;
35 case FUTEX_OP_CMP_GT: ret = (oldval > cmparg); break;
36 default: ret = -ENOSYS;
37 }
38 }
39 return ret;
40}
41
Michel Lespinasse8d7718a2011-03-10 18:50:58 -080042static inline int futex_atomic_cmpxchg_inatomic(u32 *uval, u32 __user *uaddr,
43 u32 oldval, u32 newval)
Martin Schwidefsky3363fbd2006-04-27 18:40:12 -070044{
Michel Lespinasse8d7718a2011-03-10 18:50:58 -080045 if (! access_ok (VERIFY_WRITE, uaddr, sizeof(u32)))
Martin Schwidefsky3363fbd2006-04-27 18:40:12 -070046 return -EFAULT;
Gerald Schaeferd02765d2006-09-20 15:59:42 +020047
Michel Lespinasse37a9d912011-03-10 18:48:51 -080048 return uaccess.futex_atomic_cmpxchg(uval, uaddr, oldval, newval);
Martin Schwidefsky3363fbd2006-04-27 18:40:12 -070049}
50
51#endif /* __KERNEL__ */
52#endif /* _ASM_S390_FUTEX_H */