blob: 11d5bb0fdd541052b9cdd49197b2dc90e9ece737 [file] [log] [blame]
Ard Biesheuvel3be1a5c2014-03-04 01:10:04 +00001/*
2 * Copyright (C) 2014 Linaro Ltd. <ard.biesheuvel@linaro.org>
3 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License version 2 as
6 * published by the Free Software Foundation.
7 */
8
9#ifndef __ASM_CPUFEATURE_H
10#define __ASM_CPUFEATURE_H
11
12#include <asm/hwcap.h>
Suzuki K. Poulosecdcf8172015-10-19 14:24:42 +010013#include <asm/sysreg.h>
Ard Biesheuvel3be1a5c2014-03-04 01:10:04 +000014
15/*
16 * In the arm64 world (as in the ARM world), elf_hwcap is used both internally
17 * in the kernel and for user space to keep track of which optional features
18 * are supported by the current system. So let's map feature 'x' to HWCAP_x.
19 * Note that HWCAP_x constants are bit fields so we need to take the log.
20 */
21
22#define MAX_CPU_FEATURES (8 * sizeof(elf_hwcap))
23#define cpu_feature(x) ilog2(HWCAP_ ## x)
24
Andre Przywara5afaa1f2014-11-14 15:54:11 +000025#define ARM64_WORKAROUND_CLEAN_CACHE 0
26#define ARM64_WORKAROUND_DEVICE_LOAD_ACQUIRE 1
Will Deacon905e8c52015-03-23 19:07:02 +000027#define ARM64_WORKAROUND_845719 2
Marc Zyngier94a9e042015-06-12 12:06:36 +010028#define ARM64_HAS_SYSREG_GIC_CPUIF 3
James Morse338d4f42015-07-22 19:05:54 +010029#define ARM64_HAS_PAN 4
Will Deaconc739dc82015-07-27 14:11:55 +010030#define ARM64_HAS_LSE_ATOMICS 5
Robert Richter6d4e11c2015-09-21 22:58:35 +020031#define ARM64_WORKAROUND_CAVIUM_23154 6
Andre Przywara301bcfa2014-11-14 15:54:10 +000032
Robert Richter6d4e11c2015-09-21 22:58:35 +020033#define ARM64_NCAPS 7
Andre Przywara301bcfa2014-11-14 15:54:10 +000034
35#ifndef __ASSEMBLY__
Andre Przywara930da092014-11-14 15:54:07 +000036
Will Deacon144e9692015-04-30 18:55:50 +010037#include <linux/kernel.h>
38
Suzuki K. Poulose3c739b52015-10-19 14:24:45 +010039/* CPU feature register tracking */
40enum ftr_type {
41 FTR_EXACT, /* Use a predefined safe value */
42 FTR_LOWER_SAFE, /* Smaller value is safe */
43 FTR_HIGHER_SAFE,/* Bigger value is safe */
44};
45
46#define FTR_STRICT true /* SANITY check strict matching required */
47#define FTR_NONSTRICT false /* SANITY check ignored */
48
49struct arm64_ftr_bits {
50 bool strict; /* CPU Sanity check: strict matching required ? */
51 enum ftr_type type;
52 u8 shift;
53 u8 width;
54 s64 safe_val; /* safe value for discrete features */
55};
56
57/*
58 * @arm64_ftr_reg - Feature register
59 * @strict_mask Bits which should match across all CPUs for sanity.
60 * @sys_val Safe value across the CPUs (system view)
61 */
62struct arm64_ftr_reg {
63 u32 sys_id;
64 const char *name;
65 u64 strict_mask;
66 u64 sys_val;
67 struct arm64_ftr_bits *ftr_bits;
68};
69
Marc Zyngier359b7062015-03-27 13:09:23 +000070struct arm64_cpu_capabilities {
71 const char *desc;
72 u16 capability;
73 bool (*matches)(const struct arm64_cpu_capabilities *);
Suzuki K. Poulosedbb4e152015-10-19 14:24:50 +010074 void (*enable)(void *); /* Called on all active CPUs */
Marc Zyngier359b7062015-03-27 13:09:23 +000075 union {
76 struct { /* To be used for erratum handling only */
77 u32 midr_model;
78 u32 midr_range_min, midr_range_max;
79 };
Marc Zyngier94a9e042015-06-12 12:06:36 +010080
81 struct { /* Feature register checking */
Suzuki K. Pouloseda8d02d2015-10-19 14:24:51 +010082 u32 sys_reg;
James Morse18ffa042015-07-21 13:23:29 +010083 int field_pos;
84 int min_field_value;
Suzuki K. Poulose37b01d532015-10-19 14:24:52 +010085 int hwcap_type;
86 unsigned long hwcap;
Marc Zyngier94a9e042015-06-12 12:06:36 +010087 };
Marc Zyngier359b7062015-03-27 13:09:23 +000088 };
89};
90
Fabio Estevam06f9eb82014-12-04 01:17:01 +000091extern DECLARE_BITMAP(cpu_hwcaps, ARM64_NCAPS);
Andre Przywara930da092014-11-14 15:54:07 +000092
Ard Biesheuvel3be1a5c2014-03-04 01:10:04 +000093static inline bool cpu_have_feature(unsigned int num)
94{
95 return elf_hwcap & (1UL << num);
96}
97
Andre Przywara930da092014-11-14 15:54:07 +000098static inline bool cpus_have_cap(unsigned int num)
99{
Fabio Estevam06f9eb82014-12-04 01:17:01 +0000100 if (num >= ARM64_NCAPS)
Andre Przywara930da092014-11-14 15:54:07 +0000101 return false;
102 return test_bit(num, cpu_hwcaps);
103}
104
105static inline void cpus_set_cap(unsigned int num)
106{
Fabio Estevam06f9eb82014-12-04 01:17:01 +0000107 if (num >= ARM64_NCAPS)
Andre Przywara930da092014-11-14 15:54:07 +0000108 pr_warn("Attempt to set an illegal CPU capability (%d >= %d)\n",
Fabio Estevam06f9eb82014-12-04 01:17:01 +0000109 num, ARM64_NCAPS);
Andre Przywara930da092014-11-14 15:54:07 +0000110 else
111 __set_bit(num, cpu_hwcaps);
112}
113
Suzuki K. Poulosece98a672015-10-19 14:24:44 +0100114static inline int __attribute_const__
115cpuid_feature_extract_field_width(u64 features, int field, int width)
James Morse79b0e092015-07-21 13:23:26 +0100116{
Suzuki K. Poulosece98a672015-10-19 14:24:44 +0100117 return (s64)(features << (64 - width - field)) >> (64 - width);
James Morse79b0e092015-07-21 13:23:26 +0100118}
119
Suzuki K. Poulosece98a672015-10-19 14:24:44 +0100120static inline int __attribute_const__
121cpuid_feature_extract_field(u64 features, int field)
122{
123 return cpuid_feature_extract_field_width(features, field, 4);
James Morse79b0e092015-07-21 13:23:26 +0100124}
James Morse79b0e092015-07-21 13:23:26 +0100125
Suzuki K. Poulose3c739b52015-10-19 14:24:45 +0100126static inline u64 arm64_ftr_mask(struct arm64_ftr_bits *ftrp)
127{
128 return (u64)GENMASK(ftrp->shift + ftrp->width - 1, ftrp->shift);
129}
130
131static inline s64 arm64_ftr_value(struct arm64_ftr_bits *ftrp, u64 val)
132{
133 return cpuid_feature_extract_field_width(val, ftrp->shift, ftrp->width);
134}
135
Suzuki K. Poulosecdcf8172015-10-19 14:24:42 +0100136static inline bool id_aa64mmfr0_mixed_endian_el0(u64 mmfr0)
137{
138 return cpuid_feature_extract_field(mmfr0, ID_AA64MMFR0_BIGENDEL_SHIFT) == 0x1 ||
139 cpuid_feature_extract_field(mmfr0, ID_AA64MMFR0_BIGENDEL0_SHIFT) == 0x1;
140}
141
Suzuki K. Poulose3a755782015-10-19 14:24:39 +0100142void __init setup_cpu_features(void);
Andre Przywarae116a372014-11-14 15:54:09 +0000143
Suzuki K. Poulosece8b6022015-10-19 14:24:49 +0100144void update_cpu_capabilities(const struct arm64_cpu_capabilities *caps,
Ard Biesheuvel3be1a5c2014-03-04 01:10:04 +0000145 const char *info);
146void check_local_cpu_errata(void);
Suzuki K. Poulosedbb4e152015-10-19 14:24:50 +0100147
148#ifdef CONFIG_HOTPLUG_CPU
149void verify_local_cpu_capabilities(void);
150#else
151static inline void verify_local_cpu_capabilities(void)
152{
153}
154#endif
Ard Biesheuvel3be1a5c2014-03-04 01:10:04 +0000155
Suzuki K. Pouloseb3f15372015-10-19 14:24:47 +0100156u64 read_system_reg(u32 id);
157
Suzuki K. Poulosec1e86562015-10-19 14:24:48 +0100158static inline bool cpu_supports_mixed_endian_el0(void)
159{
160 return id_aa64mmfr0_mixed_endian_el0(read_cpuid(ID_AA64MMFR0_EL1));
161}
162
163static inline bool system_supports_mixed_endian_el0(void)
164{
165 return id_aa64mmfr0_mixed_endian_el0(read_system_reg(SYS_ID_AA64MMFR0_EL1));
166}
Ard Biesheuvel3be1a5c2014-03-04 01:10:04 +0000167
168#endif /* __ASSEMBLY__ */
169
170#endif