blob: d28173161c215d2a02ff796a6f5ad172695d74d8 [file] [log] [blame]
Andy Fleming00db8182005-07-30 19:31:23 -04001/*
2 * drivers/net/phy/cicada.c
3 *
4 * Driver for Cicada PHYs
5 *
6 * Author: Andy Fleming
7 *
8 * Copyright (c) 2004 Freescale Semiconductor, Inc.
9 *
10 * This program is free software; you can redistribute it and/or modify it
11 * under the terms of the GNU General Public License as published by the
12 * Free Software Foundation; either version 2 of the License, or (at your
13 * option) any later version.
14 *
15 */
Andy Fleming00db8182005-07-30 19:31:23 -040016#include <linux/kernel.h>
Andy Fleming00db8182005-07-30 19:31:23 -040017#include <linux/string.h>
18#include <linux/errno.h>
19#include <linux/unistd.h>
Andy Fleming00db8182005-07-30 19:31:23 -040020#include <linux/interrupt.h>
21#include <linux/init.h>
22#include <linux/delay.h>
23#include <linux/netdevice.h>
24#include <linux/etherdevice.h>
25#include <linux/skbuff.h>
26#include <linux/spinlock.h>
27#include <linux/mm.h>
28#include <linux/module.h>
Andy Fleming00db8182005-07-30 19:31:23 -040029#include <linux/mii.h>
30#include <linux/ethtool.h>
31#include <linux/phy.h>
32
33#include <asm/io.h>
34#include <asm/irq.h>
35#include <asm/uaccess.h>
36
37/* Cicada Extended Control Register 1 */
38#define MII_CIS8201_EXT_CON1 0x17
39#define MII_CIS8201_EXTCON1_INIT 0x0000
40
41/* Cicada Interrupt Mask Register */
42#define MII_CIS8201_IMASK 0x19
43#define MII_CIS8201_IMASK_IEN 0x8000
44#define MII_CIS8201_IMASK_SPEED 0x4000
45#define MII_CIS8201_IMASK_LINK 0x2000
46#define MII_CIS8201_IMASK_DUPLEX 0x1000
47#define MII_CIS8201_IMASK_MASK 0xf000
48
49/* Cicada Interrupt Status Register */
50#define MII_CIS8201_ISTAT 0x1a
51#define MII_CIS8201_ISTAT_STATUS 0x8000
52#define MII_CIS8201_ISTAT_SPEED 0x4000
53#define MII_CIS8201_ISTAT_LINK 0x2000
54#define MII_CIS8201_ISTAT_DUPLEX 0x1000
55
56/* Cicada Auxiliary Control/Status Register */
57#define MII_CIS8201_AUX_CONSTAT 0x1c
58#define MII_CIS8201_AUXCONSTAT_INIT 0x0004
59#define MII_CIS8201_AUXCONSTAT_DUPLEX 0x0020
60#define MII_CIS8201_AUXCONSTAT_SPEED 0x0018
61#define MII_CIS8201_AUXCONSTAT_GBIT 0x0010
62#define MII_CIS8201_AUXCONSTAT_100 0x0008
63
64MODULE_DESCRIPTION("Cicadia PHY driver");
65MODULE_AUTHOR("Andy Fleming");
66MODULE_LICENSE("GPL");
67
68static int cis820x_config_init(struct phy_device *phydev)
69{
70 int err;
71
72 err = phy_write(phydev, MII_CIS8201_AUX_CONSTAT,
73 MII_CIS8201_AUXCONSTAT_INIT);
74
75 if (err < 0)
76 return err;
77
78 err = phy_write(phydev, MII_CIS8201_EXT_CON1,
79 MII_CIS8201_EXTCON1_INIT);
80
81 return err;
82}
83
84static int cis820x_ack_interrupt(struct phy_device *phydev)
85{
86 int err = phy_read(phydev, MII_CIS8201_ISTAT);
87
88 return (err < 0) ? err : 0;
89}
90
91static int cis820x_config_intr(struct phy_device *phydev)
92{
93 int err;
94
95 if(phydev->interrupts == PHY_INTERRUPT_ENABLED)
96 err = phy_write(phydev, MII_CIS8201_IMASK,
97 MII_CIS8201_IMASK_MASK);
98 else
99 err = phy_write(phydev, MII_CIS8201_IMASK, 0);
100
101 return err;
102}
103
Kim Phillips0c639b32006-06-28 21:13:23 -0500104/* Cicada 8201, a.k.a Vitesse VSC8201 */
105static struct phy_driver cis8201_driver = {
106 .phy_id = 0x000fc410,
107 .name = "Cicada Cis8201",
108 .phy_id_mask = 0x000ffff0,
109 .features = PHY_GBIT_FEATURES,
110 .flags = PHY_HAS_INTERRUPT,
111 .config_init = &cis820x_config_init,
112 .config_aneg = &genphy_config_aneg,
113 .read_status = &genphy_read_status,
114 .ack_interrupt = &cis820x_ack_interrupt,
115 .config_intr = &cis820x_config_intr,
116 .driver = { .owner = THIS_MODULE,},
117};
118
119/* Cicada 8204 */
Andy Fleming00db8182005-07-30 19:31:23 -0400120static struct phy_driver cis8204_driver = {
121 .phy_id = 0x000fc440,
122 .name = "Cicada Cis8204",
123 .phy_id_mask = 0x000fffc0,
124 .features = PHY_GBIT_FEATURES,
125 .flags = PHY_HAS_INTERRUPT,
126 .config_init = &cis820x_config_init,
127 .config_aneg = &genphy_config_aneg,
128 .read_status = &genphy_read_status,
129 .ack_interrupt = &cis820x_ack_interrupt,
130 .config_intr = &cis820x_config_intr,
131 .driver = { .owner = THIS_MODULE,},
132};
133
Kim Phillips0c639b32006-06-28 21:13:23 -0500134static int __init cicada_init(void)
Andy Fleming00db8182005-07-30 19:31:23 -0400135{
Kim Phillips0c639b32006-06-28 21:13:23 -0500136 int ret;
137
138 ret = phy_driver_register(&cis8204_driver);
139 if (ret)
140 goto err1;
141
142 ret = phy_driver_register(&cis8201_driver);
143 if (ret)
144 goto err2;
145 return 0;
146
147err2:
148 phy_driver_unregister(&cis8204_driver);
149err1:
150 return ret;
Andy Fleming00db8182005-07-30 19:31:23 -0400151}
152
Kim Phillips0c639b32006-06-28 21:13:23 -0500153static void __exit cicada_exit(void)
Andy Fleming00db8182005-07-30 19:31:23 -0400154{
155 phy_driver_unregister(&cis8204_driver);
Kim Phillips0c639b32006-06-28 21:13:23 -0500156 phy_driver_unregister(&cis8201_driver);
Andy Fleming00db8182005-07-30 19:31:23 -0400157}
158
Kim Phillips0c639b32006-06-28 21:13:23 -0500159module_init(cicada_init);
160module_exit(cicada_exit);
David Woodhouse4e4f10f2010-04-02 01:05:56 +0000161
Uwe Kleine-Königcf93c942010-10-03 23:43:32 +0000162static struct mdio_device_id __maybe_unused cicada_tbl[] = {
David Woodhouse4e4f10f2010-04-02 01:05:56 +0000163 { 0x000fc410, 0x000ffff0 },
164 { 0x000fc440, 0x000fffc0 },
165 { }
166};
167
168MODULE_DEVICE_TABLE(mdio, cicada_tbl);