blob: 2afdb9c0937dbd3b7471b88d75e17ca714bba1ae [file] [log] [blame]
Alexander Grafc215c6e2009-10-30 05:47:14 +00001/*
2 * This program is free software; you can redistribute it and/or modify
3 * it under the terms of the GNU General Public License, version 2, as
4 * published by the Free Software Foundation.
5 *
6 * This program is distributed in the hope that it will be useful,
7 * but WITHOUT ANY WARRANTY; without even the implied warranty of
8 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
9 * GNU General Public License for more details.
10 *
11 * You should have received a copy of the GNU General Public License
12 * along with this program; if not, write to the Free Software
13 * Foundation, 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
14 *
15 * Copyright SUSE Linux Products GmbH 2009
16 *
17 * Authors: Alexander Graf <agraf@suse.de>
18 */
19
20#include <asm/kvm_ppc.h>
21#include <asm/disassemble.h>
22#include <asm/kvm_book3s.h>
23#include <asm/reg.h>
Benjamin Herrenschmidt95327d02012-04-01 17:35:53 +000024#include <asm/switch_to.h>
Paul Mackerrasb0a94d42012-11-04 18:15:43 +000025#include <asm/time.h>
Thomas Huth5358a962015-05-22 09:25:02 +020026#include "book3s.h"
Alexander Grafc215c6e2009-10-30 05:47:14 +000027
28#define OP_19_XOP_RFID 18
29#define OP_19_XOP_RFI 50
30
31#define OP_31_XOP_MFMSR 83
32#define OP_31_XOP_MTMSR 146
33#define OP_31_XOP_MTMSRD 178
Alexander Graf71db4082010-02-19 11:00:37 +010034#define OP_31_XOP_MTSR 210
Alexander Grafc215c6e2009-10-30 05:47:14 +000035#define OP_31_XOP_MTSRIN 242
36#define OP_31_XOP_TLBIEL 274
37#define OP_31_XOP_TLBIE 306
Alexander Graf50c7bb82012-12-14 23:42:05 +010038/* Opcode is officially reserved, reuse it as sc 1 when sc 1 doesn't trap */
39#define OP_31_XOP_FAKE_SC1 308
Alexander Grafc215c6e2009-10-30 05:47:14 +000040#define OP_31_XOP_SLBMTE 402
41#define OP_31_XOP_SLBIE 434
42#define OP_31_XOP_SLBIA 498
Alexander Grafc6648762010-03-24 21:48:24 +010043#define OP_31_XOP_MFSR 595
Alexander Grafc215c6e2009-10-30 05:47:14 +000044#define OP_31_XOP_MFSRIN 659
Alexander Grafbd7cdbb2010-03-24 21:48:33 +010045#define OP_31_XOP_DCBA 758
Alexander Grafc215c6e2009-10-30 05:47:14 +000046#define OP_31_XOP_SLBMFEV 851
47#define OP_31_XOP_EIOIO 854
48#define OP_31_XOP_SLBMFEE 915
49
50/* DCBZ is actually 1014, but we patch it to 1010 so we get a trap */
51#define OP_31_XOP_DCBZ 1010
52
Alexander Grafca7f4202010-03-24 21:48:28 +010053#define OP_LFS 48
54#define OP_LFD 50
55#define OP_STFS 52
56#define OP_STFD 54
57
Alexander Grafd6d549b2010-02-19 11:00:33 +010058#define SPRN_GQR0 912
59#define SPRN_GQR1 913
60#define SPRN_GQR2 914
61#define SPRN_GQR3 915
62#define SPRN_GQR4 916
63#define SPRN_GQR5 917
64#define SPRN_GQR6 918
65#define SPRN_GQR7 919
66
Alexander Graf07b09072010-04-16 00:11:53 +020067/* Book3S_32 defines mfsrin(v) - but that messes up our abstract
68 * function pointers, so let's just disable the define. */
69#undef mfsrin
70
Alexander Graf317a8fa2011-08-08 16:07:16 +020071enum priv_level {
72 PRIV_PROBLEM = 0,
73 PRIV_SUPER = 1,
74 PRIV_HYPER = 2,
75};
76
77static bool spr_allowed(struct kvm_vcpu *vcpu, enum priv_level level)
78{
79 /* PAPR VMs only access supervisor SPRs */
80 if (vcpu->arch.papr_enabled && (level > PRIV_SUPER))
81 return false;
82
83 /* Limit user space to its own small SPR set */
Alexander Graf5deb8e72014-04-24 13:46:24 +020084 if ((kvmppc_get_msr(vcpu) & MSR_PR) && level > PRIV_PROBLEM)
Alexander Graf317a8fa2011-08-08 16:07:16 +020085 return false;
86
87 return true;
88}
89
Aneesh Kumar K.V3a167bea2013-10-07 22:17:53 +053090int kvmppc_core_emulate_op_pr(struct kvm_run *run, struct kvm_vcpu *vcpu,
91 unsigned int inst, int *advance)
Alexander Grafc215c6e2009-10-30 05:47:14 +000092{
93 int emulated = EMULATE_DONE;
Alexander Grafc46dc9a2012-05-04 14:01:33 +020094 int rt = get_rt(inst);
95 int rs = get_rs(inst);
96 int ra = get_ra(inst);
97 int rb = get_rb(inst);
Alexander Graf42188362014-05-13 17:05:51 +020098 u32 inst_sc = 0x44000002;
Alexander Grafc215c6e2009-10-30 05:47:14 +000099
100 switch (get_op(inst)) {
Alexander Graf42188362014-05-13 17:05:51 +0200101 case 0:
102 emulated = EMULATE_FAIL;
103 if ((kvmppc_get_msr(vcpu) & MSR_LE) &&
104 (inst == swab32(inst_sc))) {
105 /*
106 * This is the byte reversed syscall instruction of our
107 * hypercall handler. Early versions of LE Linux didn't
108 * swap the instructions correctly and ended up in
109 * illegal instructions.
110 * Just always fail hypercalls on these broken systems.
111 */
112 kvmppc_set_gpr(vcpu, 3, EV_UNIMPLEMENTED);
113 kvmppc_set_pc(vcpu, kvmppc_get_pc(vcpu) + 4);
114 emulated = EMULATE_DONE;
115 }
116 break;
Alexander Grafc215c6e2009-10-30 05:47:14 +0000117 case 19:
118 switch (get_xop(inst)) {
119 case OP_19_XOP_RFID:
120 case OP_19_XOP_RFI:
Alexander Graf5deb8e72014-04-24 13:46:24 +0200121 kvmppc_set_pc(vcpu, kvmppc_get_srr0(vcpu));
122 kvmppc_set_msr(vcpu, kvmppc_get_srr1(vcpu));
Alexander Grafc215c6e2009-10-30 05:47:14 +0000123 *advance = 0;
124 break;
125
126 default:
127 emulated = EMULATE_FAIL;
128 break;
129 }
130 break;
131 case 31:
132 switch (get_xop(inst)) {
133 case OP_31_XOP_MFMSR:
Alexander Graf5deb8e72014-04-24 13:46:24 +0200134 kvmppc_set_gpr(vcpu, rt, kvmppc_get_msr(vcpu));
Alexander Grafc215c6e2009-10-30 05:47:14 +0000135 break;
136 case OP_31_XOP_MTMSRD:
137 {
Alexander Grafc46dc9a2012-05-04 14:01:33 +0200138 ulong rs_val = kvmppc_get_gpr(vcpu, rs);
Alexander Grafc215c6e2009-10-30 05:47:14 +0000139 if (inst & 0x10000) {
Alexander Graf5deb8e72014-04-24 13:46:24 +0200140 ulong new_msr = kvmppc_get_msr(vcpu);
Alexander Grafc46dc9a2012-05-04 14:01:33 +0200141 new_msr &= ~(MSR_RI | MSR_EE);
142 new_msr |= rs_val & (MSR_RI | MSR_EE);
Alexander Graf5deb8e72014-04-24 13:46:24 +0200143 kvmppc_set_msr_fast(vcpu, new_msr);
Alexander Grafc215c6e2009-10-30 05:47:14 +0000144 } else
Alexander Grafc46dc9a2012-05-04 14:01:33 +0200145 kvmppc_set_msr(vcpu, rs_val);
Alexander Grafc215c6e2009-10-30 05:47:14 +0000146 break;
147 }
148 case OP_31_XOP_MTMSR:
Alexander Grafc46dc9a2012-05-04 14:01:33 +0200149 kvmppc_set_msr(vcpu, kvmppc_get_gpr(vcpu, rs));
Alexander Grafc215c6e2009-10-30 05:47:14 +0000150 break;
Alexander Grafc6648762010-03-24 21:48:24 +0100151 case OP_31_XOP_MFSR:
152 {
153 int srnum;
154
155 srnum = kvmppc_get_field(inst, 12 + 32, 15 + 32);
156 if (vcpu->arch.mmu.mfsrin) {
157 u32 sr;
158 sr = vcpu->arch.mmu.mfsrin(vcpu, srnum);
Alexander Grafc46dc9a2012-05-04 14:01:33 +0200159 kvmppc_set_gpr(vcpu, rt, sr);
Alexander Grafc6648762010-03-24 21:48:24 +0100160 }
161 break;
162 }
Alexander Grafc215c6e2009-10-30 05:47:14 +0000163 case OP_31_XOP_MFSRIN:
164 {
165 int srnum;
166
Alexander Grafc46dc9a2012-05-04 14:01:33 +0200167 srnum = (kvmppc_get_gpr(vcpu, rb) >> 28) & 0xf;
Alexander Grafc215c6e2009-10-30 05:47:14 +0000168 if (vcpu->arch.mmu.mfsrin) {
169 u32 sr;
170 sr = vcpu->arch.mmu.mfsrin(vcpu, srnum);
Alexander Grafc46dc9a2012-05-04 14:01:33 +0200171 kvmppc_set_gpr(vcpu, rt, sr);
Alexander Grafc215c6e2009-10-30 05:47:14 +0000172 }
173 break;
174 }
Alexander Graf71db4082010-02-19 11:00:37 +0100175 case OP_31_XOP_MTSR:
176 vcpu->arch.mmu.mtsrin(vcpu,
177 (inst >> 16) & 0xf,
Alexander Grafc46dc9a2012-05-04 14:01:33 +0200178 kvmppc_get_gpr(vcpu, rs));
Alexander Graf71db4082010-02-19 11:00:37 +0100179 break;
Alexander Grafc215c6e2009-10-30 05:47:14 +0000180 case OP_31_XOP_MTSRIN:
181 vcpu->arch.mmu.mtsrin(vcpu,
Alexander Grafc46dc9a2012-05-04 14:01:33 +0200182 (kvmppc_get_gpr(vcpu, rb) >> 28) & 0xf,
183 kvmppc_get_gpr(vcpu, rs));
Alexander Grafc215c6e2009-10-30 05:47:14 +0000184 break;
185 case OP_31_XOP_TLBIE:
186 case OP_31_XOP_TLBIEL:
187 {
188 bool large = (inst & 0x00200000) ? true : false;
Alexander Grafc46dc9a2012-05-04 14:01:33 +0200189 ulong addr = kvmppc_get_gpr(vcpu, rb);
Alexander Grafc215c6e2009-10-30 05:47:14 +0000190 vcpu->arch.mmu.tlbie(vcpu, addr, large);
191 break;
192 }
Aneesh Kumar K.V2ba9f0d2013-10-07 22:17:59 +0530193#ifdef CONFIG_PPC_BOOK3S_64
Alexander Graf50c7bb82012-12-14 23:42:05 +0100194 case OP_31_XOP_FAKE_SC1:
195 {
196 /* SC 1 papr hypercalls */
197 ulong cmd = kvmppc_get_gpr(vcpu, 3);
198 int i;
199
Alexander Graf5deb8e72014-04-24 13:46:24 +0200200 if ((kvmppc_get_msr(vcpu) & MSR_PR) ||
Alexander Graf50c7bb82012-12-14 23:42:05 +0100201 !vcpu->arch.papr_enabled) {
202 emulated = EMULATE_FAIL;
203 break;
204 }
205
206 if (kvmppc_h_pr(vcpu, cmd) == EMULATE_DONE)
207 break;
208
209 run->papr_hcall.nr = cmd;
210 for (i = 0; i < 9; ++i) {
211 ulong gpr = kvmppc_get_gpr(vcpu, 4 + i);
212 run->papr_hcall.args[i] = gpr;
213 }
214
Bharat Bhushan0f47f9b2013-04-08 00:32:14 +0000215 run->exit_reason = KVM_EXIT_PAPR_HCALL;
216 vcpu->arch.hcall_needed = 1;
Bharat Bhushanc402a3f2013-04-08 00:32:13 +0000217 emulated = EMULATE_EXIT_USER;
Alexander Graf50c7bb82012-12-14 23:42:05 +0100218 break;
219 }
220#endif
Alexander Grafc215c6e2009-10-30 05:47:14 +0000221 case OP_31_XOP_EIOIO:
222 break;
223 case OP_31_XOP_SLBMTE:
224 if (!vcpu->arch.mmu.slbmte)
225 return EMULATE_FAIL;
226
Alexander Graf8e5b26b2010-01-08 02:58:01 +0100227 vcpu->arch.mmu.slbmte(vcpu,
Alexander Grafc46dc9a2012-05-04 14:01:33 +0200228 kvmppc_get_gpr(vcpu, rs),
229 kvmppc_get_gpr(vcpu, rb));
Alexander Grafc215c6e2009-10-30 05:47:14 +0000230 break;
231 case OP_31_XOP_SLBIE:
232 if (!vcpu->arch.mmu.slbie)
233 return EMULATE_FAIL;
234
Alexander Graf8e5b26b2010-01-08 02:58:01 +0100235 vcpu->arch.mmu.slbie(vcpu,
Alexander Grafc46dc9a2012-05-04 14:01:33 +0200236 kvmppc_get_gpr(vcpu, rb));
Alexander Grafc215c6e2009-10-30 05:47:14 +0000237 break;
238 case OP_31_XOP_SLBIA:
239 if (!vcpu->arch.mmu.slbia)
240 return EMULATE_FAIL;
241
242 vcpu->arch.mmu.slbia(vcpu);
243 break;
244 case OP_31_XOP_SLBMFEE:
245 if (!vcpu->arch.mmu.slbmfee) {
246 emulated = EMULATE_FAIL;
247 } else {
Alexander Grafc46dc9a2012-05-04 14:01:33 +0200248 ulong t, rb_val;
Alexander Grafc215c6e2009-10-30 05:47:14 +0000249
Alexander Grafc46dc9a2012-05-04 14:01:33 +0200250 rb_val = kvmppc_get_gpr(vcpu, rb);
251 t = vcpu->arch.mmu.slbmfee(vcpu, rb_val);
252 kvmppc_set_gpr(vcpu, rt, t);
Alexander Grafc215c6e2009-10-30 05:47:14 +0000253 }
254 break;
255 case OP_31_XOP_SLBMFEV:
256 if (!vcpu->arch.mmu.slbmfev) {
257 emulated = EMULATE_FAIL;
258 } else {
Alexander Grafc46dc9a2012-05-04 14:01:33 +0200259 ulong t, rb_val;
Alexander Grafc215c6e2009-10-30 05:47:14 +0000260
Alexander Grafc46dc9a2012-05-04 14:01:33 +0200261 rb_val = kvmppc_get_gpr(vcpu, rb);
262 t = vcpu->arch.mmu.slbmfev(vcpu, rb_val);
263 kvmppc_set_gpr(vcpu, rt, t);
Alexander Grafc215c6e2009-10-30 05:47:14 +0000264 }
265 break;
Alexander Grafbd7cdbb2010-03-24 21:48:33 +0100266 case OP_31_XOP_DCBA:
267 /* Gets treated as NOP */
268 break;
Alexander Grafc215c6e2009-10-30 05:47:14 +0000269 case OP_31_XOP_DCBZ:
270 {
Alexander Grafc46dc9a2012-05-04 14:01:33 +0200271 ulong rb_val = kvmppc_get_gpr(vcpu, rb);
272 ulong ra_val = 0;
Alexander Graf5467a972010-02-19 11:00:38 +0100273 ulong addr, vaddr;
Alexander Grafc215c6e2009-10-30 05:47:14 +0000274 u32 zeros[8] = { 0, 0, 0, 0, 0, 0, 0, 0 };
Alexander Graf9fb244a2010-03-24 21:48:32 +0100275 u32 dsisr;
276 int r;
Alexander Grafc215c6e2009-10-30 05:47:14 +0000277
Alexander Grafc46dc9a2012-05-04 14:01:33 +0200278 if (ra)
279 ra_val = kvmppc_get_gpr(vcpu, ra);
Alexander Grafc215c6e2009-10-30 05:47:14 +0000280
Alexander Grafc46dc9a2012-05-04 14:01:33 +0200281 addr = (ra_val + rb_val) & ~31ULL;
Alexander Graf5deb8e72014-04-24 13:46:24 +0200282 if (!(kvmppc_get_msr(vcpu) & MSR_SF))
Alexander Grafc215c6e2009-10-30 05:47:14 +0000283 addr &= 0xffffffff;
Alexander Graf5467a972010-02-19 11:00:38 +0100284 vaddr = addr;
Alexander Grafc215c6e2009-10-30 05:47:14 +0000285
Alexander Graf9fb244a2010-03-24 21:48:32 +0100286 r = kvmppc_st(vcpu, &addr, 32, zeros, true);
287 if ((r == -ENOENT) || (r == -EPERM)) {
288 *advance = 0;
Alexander Graf5deb8e72014-04-24 13:46:24 +0200289 kvmppc_set_dar(vcpu, vaddr);
Paul Mackerrasa2d56022013-09-20 14:52:43 +1000290 vcpu->arch.fault_dar = vaddr;
Alexander Graf9fb244a2010-03-24 21:48:32 +0100291
292 dsisr = DSISR_ISSTORE;
293 if (r == -ENOENT)
294 dsisr |= DSISR_NOHPTE;
295 else if (r == -EPERM)
296 dsisr |= DSISR_PROTFAULT;
297
Alexander Graf5deb8e72014-04-24 13:46:24 +0200298 kvmppc_set_dsisr(vcpu, dsisr);
Paul Mackerrasa2d56022013-09-20 14:52:43 +1000299 vcpu->arch.fault_dsisr = dsisr;
Alexander Graf9fb244a2010-03-24 21:48:32 +0100300
Alexander Grafc215c6e2009-10-30 05:47:14 +0000301 kvmppc_book3s_queue_irqprio(vcpu,
302 BOOK3S_INTERRUPT_DATA_STORAGE);
Alexander Grafc215c6e2009-10-30 05:47:14 +0000303 }
304
305 break;
306 }
307 default:
308 emulated = EMULATE_FAIL;
309 }
310 break;
311 default:
312 emulated = EMULATE_FAIL;
313 }
314
Alexander Graf831317b2010-02-19 11:00:44 +0100315 if (emulated == EMULATE_FAIL)
316 emulated = kvmppc_emulate_paired_single(run, vcpu);
317
Alexander Grafc215c6e2009-10-30 05:47:14 +0000318 return emulated;
319}
320
Alexander Grafe15a1132009-11-30 03:02:02 +0000321void kvmppc_set_bat(struct kvm_vcpu *vcpu, struct kvmppc_bat *bat, bool upper,
322 u32 val)
323{
324 if (upper) {
325 /* Upper BAT */
326 u32 bl = (val >> 2) & 0x7ff;
327 bat->bepi_mask = (~bl << 17);
328 bat->bepi = val & 0xfffe0000;
329 bat->vs = (val & 2) ? 1 : 0;
330 bat->vp = (val & 1) ? 1 : 0;
331 bat->raw = (bat->raw & 0xffffffff00000000ULL) | val;
332 } else {
333 /* Lower BAT */
334 bat->brpn = val & 0xfffe0000;
335 bat->wimg = (val >> 3) & 0xf;
336 bat->pp = val & 3;
337 bat->raw = (bat->raw & 0x00000000ffffffffULL) | ((u64)val << 32);
338 }
339}
340
Alexander Grafc1c88e22010-08-02 23:23:04 +0200341static struct kvmppc_bat *kvmppc_find_bat(struct kvm_vcpu *vcpu, int sprn)
Alexander Grafc04a6952010-03-24 21:48:25 +0100342{
343 struct kvmppc_vcpu_book3s *vcpu_book3s = to_book3s(vcpu);
344 struct kvmppc_bat *bat;
345
346 switch (sprn) {
347 case SPRN_IBAT0U ... SPRN_IBAT3L:
348 bat = &vcpu_book3s->ibat[(sprn - SPRN_IBAT0U) / 2];
349 break;
350 case SPRN_IBAT4U ... SPRN_IBAT7L:
351 bat = &vcpu_book3s->ibat[4 + ((sprn - SPRN_IBAT4U) / 2)];
352 break;
353 case SPRN_DBAT0U ... SPRN_DBAT3L:
354 bat = &vcpu_book3s->dbat[(sprn - SPRN_DBAT0U) / 2];
355 break;
356 case SPRN_DBAT4U ... SPRN_DBAT7L:
357 bat = &vcpu_book3s->dbat[4 + ((sprn - SPRN_DBAT4U) / 2)];
358 break;
359 default:
360 BUG();
361 }
362
Alexander Grafc1c88e22010-08-02 23:23:04 +0200363 return bat;
Alexander Grafc215c6e2009-10-30 05:47:14 +0000364}
365
Aneesh Kumar K.V3a167bea2013-10-07 22:17:53 +0530366int kvmppc_core_emulate_mtspr_pr(struct kvm_vcpu *vcpu, int sprn, ulong spr_val)
Alexander Grafc215c6e2009-10-30 05:47:14 +0000367{
368 int emulated = EMULATE_DONE;
369
370 switch (sprn) {
371 case SPRN_SDR1:
Alexander Graf317a8fa2011-08-08 16:07:16 +0200372 if (!spr_allowed(vcpu, PRIV_HYPER))
373 goto unprivileged;
Alexander Graf8e5b26b2010-01-08 02:58:01 +0100374 to_book3s(vcpu)->sdr1 = spr_val;
Alexander Grafc215c6e2009-10-30 05:47:14 +0000375 break;
376 case SPRN_DSISR:
Alexander Graf5deb8e72014-04-24 13:46:24 +0200377 kvmppc_set_dsisr(vcpu, spr_val);
Alexander Grafc215c6e2009-10-30 05:47:14 +0000378 break;
379 case SPRN_DAR:
Alexander Graf5deb8e72014-04-24 13:46:24 +0200380 kvmppc_set_dar(vcpu, spr_val);
Alexander Grafc215c6e2009-10-30 05:47:14 +0000381 break;
382 case SPRN_HIOR:
Alexander Graf8e5b26b2010-01-08 02:58:01 +0100383 to_book3s(vcpu)->hior = spr_val;
Alexander Grafc215c6e2009-10-30 05:47:14 +0000384 break;
385 case SPRN_IBAT0U ... SPRN_IBAT3L:
386 case SPRN_IBAT4U ... SPRN_IBAT7L:
387 case SPRN_DBAT0U ... SPRN_DBAT3L:
388 case SPRN_DBAT4U ... SPRN_DBAT7L:
Alexander Grafc1c88e22010-08-02 23:23:04 +0200389 {
390 struct kvmppc_bat *bat = kvmppc_find_bat(vcpu, sprn);
391
392 kvmppc_set_bat(vcpu, bat, !(sprn % 2), (u32)spr_val);
Alexander Grafc215c6e2009-10-30 05:47:14 +0000393 /* BAT writes happen so rarely that we're ok to flush
394 * everything here */
395 kvmppc_mmu_pte_flush(vcpu, 0, 0);
Alexander Grafc04a6952010-03-24 21:48:25 +0100396 kvmppc_mmu_flush_segments(vcpu);
Alexander Grafc215c6e2009-10-30 05:47:14 +0000397 break;
Alexander Grafc1c88e22010-08-02 23:23:04 +0200398 }
Alexander Grafc215c6e2009-10-30 05:47:14 +0000399 case SPRN_HID0:
Alexander Graf8e5b26b2010-01-08 02:58:01 +0100400 to_book3s(vcpu)->hid[0] = spr_val;
Alexander Grafc215c6e2009-10-30 05:47:14 +0000401 break;
402 case SPRN_HID1:
Alexander Graf8e5b26b2010-01-08 02:58:01 +0100403 to_book3s(vcpu)->hid[1] = spr_val;
Alexander Grafc215c6e2009-10-30 05:47:14 +0000404 break;
405 case SPRN_HID2:
Alexander Graf8e5b26b2010-01-08 02:58:01 +0100406 to_book3s(vcpu)->hid[2] = spr_val;
Alexander Grafc215c6e2009-10-30 05:47:14 +0000407 break;
Alexander Grafd6d549b2010-02-19 11:00:33 +0100408 case SPRN_HID2_GEKKO:
409 to_book3s(vcpu)->hid[2] = spr_val;
410 /* HID2.PSE controls paired single on gekko */
411 switch (vcpu->arch.pvr) {
412 case 0x00080200: /* lonestar 2.0 */
413 case 0x00088202: /* lonestar 2.2 */
414 case 0x70000100: /* gekko 1.0 */
415 case 0x00080100: /* gekko 2.0 */
416 case 0x00083203: /* gekko 2.3a */
417 case 0x00083213: /* gekko 2.3b */
418 case 0x00083204: /* gekko 2.4 */
419 case 0x00083214: /* gekko 2.4e (8SE) - retail HW2 */
Alexander Grafb83d4a92010-04-20 02:49:54 +0200420 case 0x00087200: /* broadway */
421 if (vcpu->arch.hflags & BOOK3S_HFLAG_NATIVE_PS) {
422 /* Native paired singles */
423 } else if (spr_val & (1 << 29)) { /* HID2.PSE */
Alexander Grafd6d549b2010-02-19 11:00:33 +0100424 vcpu->arch.hflags |= BOOK3S_HFLAG_PAIRED_SINGLE;
425 kvmppc_giveup_ext(vcpu, MSR_FP);
426 } else {
427 vcpu->arch.hflags &= ~BOOK3S_HFLAG_PAIRED_SINGLE;
428 }
429 break;
430 }
431 break;
Alexander Grafc215c6e2009-10-30 05:47:14 +0000432 case SPRN_HID4:
Alexander Grafd6d549b2010-02-19 11:00:33 +0100433 case SPRN_HID4_GEKKO:
Alexander Graf8e5b26b2010-01-08 02:58:01 +0100434 to_book3s(vcpu)->hid[4] = spr_val;
Alexander Grafc215c6e2009-10-30 05:47:14 +0000435 break;
436 case SPRN_HID5:
Alexander Graf8e5b26b2010-01-08 02:58:01 +0100437 to_book3s(vcpu)->hid[5] = spr_val;
Alexander Grafc215c6e2009-10-30 05:47:14 +0000438 /* guest HID5 set can change is_dcbz32 */
439 if (vcpu->arch.mmu.is_dcbz32(vcpu) &&
440 (mfmsr() & MSR_HV))
441 vcpu->arch.hflags |= BOOK3S_HFLAG_DCBZ32;
442 break;
Alexander Grafd6d549b2010-02-19 11:00:33 +0100443 case SPRN_GQR0:
444 case SPRN_GQR1:
445 case SPRN_GQR2:
446 case SPRN_GQR3:
447 case SPRN_GQR4:
448 case SPRN_GQR5:
449 case SPRN_GQR6:
450 case SPRN_GQR7:
451 to_book3s(vcpu)->gqr[sprn - SPRN_GQR0] = spr_val;
452 break;
Alexander Graf2e23f542014-04-29 13:36:21 +0200453#ifdef CONFIG_PPC_BOOK3S_64
Alexander Graf8e6afa32014-07-31 10:21:59 +0200454 case SPRN_FSCR:
455 kvmppc_set_fscr(vcpu, spr_val);
456 break;
Alexander Graf2e23f542014-04-29 13:36:21 +0200457 case SPRN_BESCR:
458 vcpu->arch.bescr = spr_val;
459 break;
460 case SPRN_EBBHR:
461 vcpu->arch.ebbhr = spr_val;
462 break;
463 case SPRN_EBBRR:
464 vcpu->arch.ebbrr = spr_val;
465 break;
Alexander Graf9916d572014-04-29 17:54:40 +0200466#ifdef CONFIG_PPC_TRANSACTIONAL_MEM
467 case SPRN_TFHAR:
468 vcpu->arch.tfhar = spr_val;
469 break;
470 case SPRN_TEXASR:
471 vcpu->arch.texasr = spr_val;
472 break;
473 case SPRN_TFIAR:
474 vcpu->arch.tfiar = spr_val;
475 break;
476#endif
Alexander Graf2e23f542014-04-29 13:36:21 +0200477#endif
Alexander Grafc215c6e2009-10-30 05:47:14 +0000478 case SPRN_ICTC:
479 case SPRN_THRM1:
480 case SPRN_THRM2:
481 case SPRN_THRM3:
482 case SPRN_CTRLF:
483 case SPRN_CTRLT:
Alexander Grafd6d549b2010-02-19 11:00:33 +0100484 case SPRN_L2CR:
Paul Mackerrasb0a94d42012-11-04 18:15:43 +0000485 case SPRN_DSCR:
Alexander Grafd6d549b2010-02-19 11:00:33 +0100486 case SPRN_MMCR0_GEKKO:
487 case SPRN_MMCR1_GEKKO:
488 case SPRN_PMC1_GEKKO:
489 case SPRN_PMC2_GEKKO:
490 case SPRN_PMC3_GEKKO:
491 case SPRN_PMC4_GEKKO:
492 case SPRN_WPAR_GEKKO:
Mihai Caramanf2be6552012-12-20 04:52:39 +0000493 case SPRN_MSSSR0:
Alexander Graff3532022013-07-02 16:15:10 +0200494 case SPRN_DABR:
Alexander Graff8f6eb02014-04-22 12:41:06 +0200495#ifdef CONFIG_PPC_BOOK3S_64
496 case SPRN_MMCRS:
497 case SPRN_MMCRA:
498 case SPRN_MMCR0:
499 case SPRN_MMCR1:
500 case SPRN_MMCR2:
501#endif
Alexander Grafc215c6e2009-10-30 05:47:14 +0000502 break;
Alexander Graf317a8fa2011-08-08 16:07:16 +0200503unprivileged:
Alexander Grafc215c6e2009-10-30 05:47:14 +0000504 default:
505 printk(KERN_INFO "KVM: invalid SPR write: %d\n", sprn);
506#ifndef DEBUG_SPR
507 emulated = EMULATE_FAIL;
508#endif
509 break;
510 }
511
512 return emulated;
513}
514
Aneesh Kumar K.V3a167bea2013-10-07 22:17:53 +0530515int kvmppc_core_emulate_mfspr_pr(struct kvm_vcpu *vcpu, int sprn, ulong *spr_val)
Alexander Grafc215c6e2009-10-30 05:47:14 +0000516{
517 int emulated = EMULATE_DONE;
518
519 switch (sprn) {
Alexander Grafc04a6952010-03-24 21:48:25 +0100520 case SPRN_IBAT0U ... SPRN_IBAT3L:
521 case SPRN_IBAT4U ... SPRN_IBAT7L:
522 case SPRN_DBAT0U ... SPRN_DBAT3L:
523 case SPRN_DBAT4U ... SPRN_DBAT7L:
Alexander Grafc1c88e22010-08-02 23:23:04 +0200524 {
525 struct kvmppc_bat *bat = kvmppc_find_bat(vcpu, sprn);
526
527 if (sprn % 2)
Alexander Graf54771e62012-05-04 14:55:12 +0200528 *spr_val = bat->raw >> 32;
Alexander Grafc1c88e22010-08-02 23:23:04 +0200529 else
Alexander Graf54771e62012-05-04 14:55:12 +0200530 *spr_val = bat->raw;
Alexander Grafc1c88e22010-08-02 23:23:04 +0200531
Alexander Grafc04a6952010-03-24 21:48:25 +0100532 break;
Alexander Grafc1c88e22010-08-02 23:23:04 +0200533 }
Alexander Grafc215c6e2009-10-30 05:47:14 +0000534 case SPRN_SDR1:
Alexander Graf317a8fa2011-08-08 16:07:16 +0200535 if (!spr_allowed(vcpu, PRIV_HYPER))
536 goto unprivileged;
Alexander Graf54771e62012-05-04 14:55:12 +0200537 *spr_val = to_book3s(vcpu)->sdr1;
Alexander Grafc215c6e2009-10-30 05:47:14 +0000538 break;
539 case SPRN_DSISR:
Alexander Graf5deb8e72014-04-24 13:46:24 +0200540 *spr_val = kvmppc_get_dsisr(vcpu);
Alexander Grafc215c6e2009-10-30 05:47:14 +0000541 break;
542 case SPRN_DAR:
Alexander Graf5deb8e72014-04-24 13:46:24 +0200543 *spr_val = kvmppc_get_dar(vcpu);
Alexander Grafc215c6e2009-10-30 05:47:14 +0000544 break;
545 case SPRN_HIOR:
Alexander Graf54771e62012-05-04 14:55:12 +0200546 *spr_val = to_book3s(vcpu)->hior;
Alexander Grafc215c6e2009-10-30 05:47:14 +0000547 break;
548 case SPRN_HID0:
Alexander Graf54771e62012-05-04 14:55:12 +0200549 *spr_val = to_book3s(vcpu)->hid[0];
Alexander Grafc215c6e2009-10-30 05:47:14 +0000550 break;
551 case SPRN_HID1:
Alexander Graf54771e62012-05-04 14:55:12 +0200552 *spr_val = to_book3s(vcpu)->hid[1];
Alexander Grafc215c6e2009-10-30 05:47:14 +0000553 break;
554 case SPRN_HID2:
Alexander Grafd6d549b2010-02-19 11:00:33 +0100555 case SPRN_HID2_GEKKO:
Alexander Graf54771e62012-05-04 14:55:12 +0200556 *spr_val = to_book3s(vcpu)->hid[2];
Alexander Grafc215c6e2009-10-30 05:47:14 +0000557 break;
558 case SPRN_HID4:
Alexander Grafd6d549b2010-02-19 11:00:33 +0100559 case SPRN_HID4_GEKKO:
Alexander Graf54771e62012-05-04 14:55:12 +0200560 *spr_val = to_book3s(vcpu)->hid[4];
Alexander Grafc215c6e2009-10-30 05:47:14 +0000561 break;
562 case SPRN_HID5:
Alexander Graf54771e62012-05-04 14:55:12 +0200563 *spr_val = to_book3s(vcpu)->hid[5];
Alexander Grafc215c6e2009-10-30 05:47:14 +0000564 break;
Alexander Grafaacf9aa2011-08-08 17:22:59 +0200565 case SPRN_CFAR:
Paul Mackerrasb0a94d42012-11-04 18:15:43 +0000566 case SPRN_DSCR:
Alexander Graf54771e62012-05-04 14:55:12 +0200567 *spr_val = 0;
Alexander Grafaacf9aa2011-08-08 17:22:59 +0200568 break;
Paul Mackerrasb0a94d42012-11-04 18:15:43 +0000569 case SPRN_PURR:
Aneesh Kumar K.V3cd60e32014-06-04 16:47:55 +0530570 /*
571 * On exit we would have updated purr
572 */
573 *spr_val = vcpu->arch.purr;
Paul Mackerrasb0a94d42012-11-04 18:15:43 +0000574 break;
575 case SPRN_SPURR:
Aneesh Kumar K.V3cd60e32014-06-04 16:47:55 +0530576 /*
577 * On exit we would have updated spurr
578 */
579 *spr_val = vcpu->arch.spurr;
Paul Mackerrasb0a94d42012-11-04 18:15:43 +0000580 break;
Aneesh Kumar K.V8f42ab22014-06-05 17:38:02 +0530581 case SPRN_VTB:
582 *spr_val = vcpu->arch.vtb;
583 break;
Aneesh Kumar K.V06da28e2014-06-05 17:38:05 +0530584 case SPRN_IC:
585 *spr_val = vcpu->arch.ic;
586 break;
Alexander Grafd6d549b2010-02-19 11:00:33 +0100587 case SPRN_GQR0:
588 case SPRN_GQR1:
589 case SPRN_GQR2:
590 case SPRN_GQR3:
591 case SPRN_GQR4:
592 case SPRN_GQR5:
593 case SPRN_GQR6:
594 case SPRN_GQR7:
Alexander Graf54771e62012-05-04 14:55:12 +0200595 *spr_val = to_book3s(vcpu)->gqr[sprn - SPRN_GQR0];
Alexander Grafd6d549b2010-02-19 11:00:33 +0100596 break;
Alexander Graf8e6afa32014-07-31 10:21:59 +0200597#ifdef CONFIG_PPC_BOOK3S_64
Alexander Graf616dff82014-04-29 16:48:44 +0200598 case SPRN_FSCR:
599 *spr_val = vcpu->arch.fscr;
600 break;
Alexander Graf2e23f542014-04-29 13:36:21 +0200601 case SPRN_BESCR:
602 *spr_val = vcpu->arch.bescr;
603 break;
604 case SPRN_EBBHR:
605 *spr_val = vcpu->arch.ebbhr;
606 break;
607 case SPRN_EBBRR:
608 *spr_val = vcpu->arch.ebbrr;
609 break;
Alexander Graf9916d572014-04-29 17:54:40 +0200610#ifdef CONFIG_PPC_TRANSACTIONAL_MEM
611 case SPRN_TFHAR:
612 *spr_val = vcpu->arch.tfhar;
613 break;
614 case SPRN_TEXASR:
615 *spr_val = vcpu->arch.texasr;
616 break;
617 case SPRN_TFIAR:
618 *spr_val = vcpu->arch.tfiar;
619 break;
620#endif
Alexander Graf2e23f542014-04-29 13:36:21 +0200621#endif
Alexander Grafc215c6e2009-10-30 05:47:14 +0000622 case SPRN_THRM1:
623 case SPRN_THRM2:
624 case SPRN_THRM3:
625 case SPRN_CTRLF:
626 case SPRN_CTRLT:
Alexander Grafd6d549b2010-02-19 11:00:33 +0100627 case SPRN_L2CR:
628 case SPRN_MMCR0_GEKKO:
629 case SPRN_MMCR1_GEKKO:
630 case SPRN_PMC1_GEKKO:
631 case SPRN_PMC2_GEKKO:
632 case SPRN_PMC3_GEKKO:
633 case SPRN_PMC4_GEKKO:
634 case SPRN_WPAR_GEKKO:
Mihai Caramanf2be6552012-12-20 04:52:39 +0000635 case SPRN_MSSSR0:
Alexander Graff3532022013-07-02 16:15:10 +0200636 case SPRN_DABR:
Alexander Graff8f6eb02014-04-22 12:41:06 +0200637#ifdef CONFIG_PPC_BOOK3S_64
638 case SPRN_MMCRS:
639 case SPRN_MMCRA:
640 case SPRN_MMCR0:
641 case SPRN_MMCR1:
642 case SPRN_MMCR2:
Alexander Grafa5948fa2014-04-25 16:07:21 +0200643 case SPRN_TIR:
Alexander Graff8f6eb02014-04-22 12:41:06 +0200644#endif
Alexander Graf54771e62012-05-04 14:55:12 +0200645 *spr_val = 0;
Alexander Grafc215c6e2009-10-30 05:47:14 +0000646 break;
647 default:
Alexander Graf317a8fa2011-08-08 16:07:16 +0200648unprivileged:
Alexander Grafc215c6e2009-10-30 05:47:14 +0000649 printk(KERN_INFO "KVM: invalid SPR read: %d\n", sprn);
650#ifndef DEBUG_SPR
651 emulated = EMULATE_FAIL;
652#endif
653 break;
654 }
655
656 return emulated;
657}
658
Alexander Grafca7f4202010-03-24 21:48:28 +0100659u32 kvmppc_alignment_dsisr(struct kvm_vcpu *vcpu, unsigned int inst)
660{
Aneesh Kumar K.Vddca1562014-05-12 17:04:06 +0530661 return make_dsisr(inst);
Alexander Grafca7f4202010-03-24 21:48:28 +0100662}
663
664ulong kvmppc_alignment_dar(struct kvm_vcpu *vcpu, unsigned int inst)
665{
Aneesh Kumar K.V7310f3a2014-05-12 17:04:05 +0530666#ifdef CONFIG_PPC_BOOK3S_64
667 /*
668 * Linux's fix_alignment() assumes that DAR is valid, so can we
669 */
670 return vcpu->arch.fault_dar;
671#else
Alexander Grafca7f4202010-03-24 21:48:28 +0100672 ulong dar = 0;
Alexander Grafc46dc9a2012-05-04 14:01:33 +0200673 ulong ra = get_ra(inst);
674 ulong rb = get_rb(inst);
Alexander Grafca7f4202010-03-24 21:48:28 +0100675
676 switch (get_op(inst)) {
677 case OP_LFS:
678 case OP_LFD:
679 case OP_STFD:
680 case OP_STFS:
Alexander Grafca7f4202010-03-24 21:48:28 +0100681 if (ra)
682 dar = kvmppc_get_gpr(vcpu, ra);
683 dar += (s32)((s16)inst);
684 break;
685 case 31:
Alexander Grafca7f4202010-03-24 21:48:28 +0100686 if (ra)
687 dar = kvmppc_get_gpr(vcpu, ra);
Alexander Grafc46dc9a2012-05-04 14:01:33 +0200688 dar += kvmppc_get_gpr(vcpu, rb);
Alexander Grafca7f4202010-03-24 21:48:28 +0100689 break;
690 default:
691 printk(KERN_INFO "KVM: Unaligned instruction 0x%x\n", inst);
692 break;
693 }
694
695 return dar;
Aneesh Kumar K.V7310f3a2014-05-12 17:04:05 +0530696#endif
Alexander Grafca7f4202010-03-24 21:48:28 +0100697}