blob: 7972ec8762c7d6c01e86e7231a737b3731f7871b [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/**
Dave Airlieb5e89ed2005-09-25 14:28:13 +10002 * \file ati_pcigart.c
Linus Torvalds1da177e2005-04-16 15:20:36 -07003 * ATI PCI GART support
4 *
5 * \author Gareth Hughes <gareth@valinux.com>
6 */
7
8/*
9 * Created: Wed Dec 13 21:52:19 2000 by gareth@valinux.com
10 *
11 * Copyright 2000 VA Linux Systems, Inc., Sunnyvale, California.
12 * All Rights Reserved.
13 *
14 * Permission is hereby granted, free of charge, to any person obtaining a
15 * copy of this software and associated documentation files (the "Software"),
16 * to deal in the Software without restriction, including without limitation
17 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
18 * and/or sell copies of the Software, and to permit persons to whom the
19 * Software is furnished to do so, subject to the following conditions:
20 *
21 * The above copyright notice and this permission notice (including the next
22 * paragraph) shall be included in all copies or substantial portions of the
23 * Software.
24 *
25 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
26 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
27 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
28 * PRECISION INSIGHT AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
29 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
30 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
31 * DEALINGS IN THE SOFTWARE.
32 */
33
34#include "drmP.h"
35
Linus Torvalds1da177e2005-04-16 15:20:36 -070036# define ATI_PCIGART_PAGE_SIZE 4096 /**< PCI GART page size */
37
Dave Airlieb05c2382008-03-17 10:24:24 +100038static int drm_ati_alloc_pcigart_table(struct drm_device *dev,
39 struct drm_ati_pcigart_info *gart_info)
Linus Torvalds1da177e2005-04-16 15:20:36 -070040{
Dave Airlieb05c2382008-03-17 10:24:24 +100041 gart_info->table_handle = drm_pci_alloc(dev, gart_info->table_size,
42 PAGE_SIZE,
43 gart_info->table_mask);
44 if (gart_info->table_handle == NULL)
45 return -ENOMEM;
Dave Airlief2b04cd2007-05-08 15:19:23 +100046
Dave Airlieb05c2382008-03-17 10:24:24 +100047 return 0;
Linus Torvalds1da177e2005-04-16 15:20:36 -070048}
49
Dave Airlieb05c2382008-03-17 10:24:24 +100050static void drm_ati_free_pcigart_table(struct drm_device *dev,
51 struct drm_ati_pcigart_info *gart_info)
Linus Torvalds1da177e2005-04-16 15:20:36 -070052{
Dave Airlieb05c2382008-03-17 10:24:24 +100053 drm_pci_free(dev, gart_info->table_handle);
54 gart_info->table_handle = NULL;
Linus Torvalds1da177e2005-04-16 15:20:36 -070055}
56
Dave Airlie55910512007-07-11 16:53:40 +100057int drm_ati_pcigart_cleanup(struct drm_device *dev, struct drm_ati_pcigart_info *gart_info)
Linus Torvalds1da177e2005-04-16 15:20:36 -070058{
Dave Airlie55910512007-07-11 16:53:40 +100059 struct drm_sg_mem *entry = dev->sg;
Linus Torvalds1da177e2005-04-16 15:20:36 -070060 unsigned long pages;
61 int i;
Dave Airlieb05c2382008-03-17 10:24:24 +100062 int max_pages;
Linus Torvalds1da177e2005-04-16 15:20:36 -070063
64 /* we need to support large memory configurations */
Dave Airlieb5e89ed2005-09-25 14:28:13 +100065 if (!entry) {
66 DRM_ERROR("no scatter/gather memory!\n");
Linus Torvalds1da177e2005-04-16 15:20:36 -070067 return 0;
68 }
69
Dave Airlieea98a922005-09-11 20:28:11 +100070 if (gart_info->bus_addr) {
Linus Torvalds1da177e2005-04-16 15:20:36 -070071
Dave Airlief2b04cd2007-05-08 15:19:23 +100072 max_pages = (gart_info->table_size / sizeof(u32));
73 pages = (entry->pages <= max_pages)
74 ? entry->pages : max_pages;
Linus Torvalds1da177e2005-04-16 15:20:36 -070075
Dave Airlieb5e89ed2005-09-25 14:28:13 +100076 for (i = 0; i < pages; i++) {
77 if (!entry->busaddr[i])
78 break;
Dave Airlie7ec700f2008-06-19 11:27:23 +100079 pci_unmap_page(dev->pdev, entry->busaddr[i],
David Miller296c6ae2009-02-12 02:15:34 -080080 PAGE_SIZE, PCI_DMA_BIDIRECTIONAL);
Linus Torvalds1da177e2005-04-16 15:20:36 -070081 }
Dave Airlieb5e89ed2005-09-25 14:28:13 +100082
83 if (gart_info->gart_table_location == DRM_ATI_GART_MAIN)
84 gart_info->bus_addr = 0;
Linus Torvalds1da177e2005-04-16 15:20:36 -070085 }
86
Dave Airlieb05c2382008-03-17 10:24:24 +100087 if (gart_info->gart_table_location == DRM_ATI_GART_MAIN &&
88 gart_info->table_handle) {
89 drm_ati_free_pcigart_table(dev, gart_info);
Linus Torvalds1da177e2005-04-16 15:20:36 -070090 }
91
92 return 1;
93}
94EXPORT_SYMBOL(drm_ati_pcigart_cleanup);
95
Dave Airlie55910512007-07-11 16:53:40 +100096int drm_ati_pcigart_init(struct drm_device *dev, struct drm_ati_pcigart_info *gart_info)
Linus Torvalds1da177e2005-04-16 15:20:36 -070097{
David Miller5a7aad92009-02-12 02:15:27 -080098 struct drm_local_map *map = &gart_info->mapping;
Dave Airlie55910512007-07-11 16:53:40 +100099 struct drm_sg_mem *entry = dev->sg;
Dave Airlief26c4732006-01-02 17:18:39 +1100100 void *address = NULL;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700101 unsigned long pages;
David Miller5a7aad92009-02-12 02:15:27 -0800102 u32 *pci_gart, page_base, gart_idx;
Dave Airlieb05c2382008-03-17 10:24:24 +1000103 dma_addr_t bus_address = 0;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700104 int i, j, ret = 0;
Dave Airlief2b04cd2007-05-08 15:19:23 +1000105 int max_pages;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700106
Dave Airlieb5e89ed2005-09-25 14:28:13 +1000107 if (!entry) {
108 DRM_ERROR("no scatter/gather memory!\n");
Linus Torvalds1da177e2005-04-16 15:20:36 -0700109 goto done;
110 }
111
Dave Airlieb5e89ed2005-09-25 14:28:13 +1000112 if (gart_info->gart_table_location == DRM_ATI_GART_MAIN) {
Dave Airlieea98a922005-09-11 20:28:11 +1000113 DRM_DEBUG("PCI: no table in VRAM: using normal RAM\n");
Dave Airlieb5e89ed2005-09-25 14:28:13 +1000114
Dave Airlieb05c2382008-03-17 10:24:24 +1000115 ret = drm_ati_alloc_pcigart_table(dev, gart_info);
116 if (ret) {
Dave Airlieb5e89ed2005-09-25 14:28:13 +1000117 DRM_ERROR("cannot allocate PCI GART page!\n");
Dave Airlieea98a922005-09-11 20:28:11 +1000118 goto done;
119 }
Dave Airlieb5e89ed2005-09-25 14:28:13 +1000120
Dave Airlieb05c2382008-03-17 10:24:24 +1000121 address = gart_info->table_handle->vaddr;
122 bus_address = gart_info->table_handle->busaddr;
Dave Airlieb5e89ed2005-09-25 14:28:13 +1000123 } else {
Dave Airlieea98a922005-09-11 20:28:11 +1000124 address = gart_info->addr;
125 bus_address = gart_info->bus_addr;
Andrew Mortonf67e74c2008-03-28 14:15:49 -0700126 DRM_DEBUG("PCI: Gart Table: VRAM %08LX mapped at %08lX\n",
127 (unsigned long long)bus_address,
128 (unsigned long)address);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700129 }
130
Dave Airlieb5e89ed2005-09-25 14:28:13 +1000131 pci_gart = (u32 *) address;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700132
Dave Airlief2b04cd2007-05-08 15:19:23 +1000133 max_pages = (gart_info->table_size / sizeof(u32));
134 pages = (entry->pages <= max_pages)
135 ? entry->pages : max_pages;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700136
David Miller5a7aad92009-02-12 02:15:27 -0800137 if (gart_info->gart_table_location == DRM_ATI_GART_MAIN) {
138 memset(pci_gart, 0, max_pages * sizeof(u32));
139 } else {
140 for (gart_idx = 0; gart_idx < max_pages; gart_idx++)
141 DRM_WRITE32(map, gart_idx * sizeof(u32), 0);
142 }
Linus Torvalds1da177e2005-04-16 15:20:36 -0700143
David Miller5a7aad92009-02-12 02:15:27 -0800144 gart_idx = 0;
Dave Airlieb5e89ed2005-09-25 14:28:13 +1000145 for (i = 0; i < pages; i++) {
Linus Torvalds1da177e2005-04-16 15:20:36 -0700146 /* we need to support large memory configurations */
Dave Airlie7ec700f2008-06-19 11:27:23 +1000147 entry->busaddr[i] = pci_map_page(dev->pdev, entry->pagelist[i],
David Miller296c6ae2009-02-12 02:15:34 -0800148 0, PAGE_SIZE, PCI_DMA_BIDIRECTIONAL);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700149 if (entry->busaddr[i] == 0) {
Dave Airlieb5e89ed2005-09-25 14:28:13 +1000150 DRM_ERROR("unable to map PCIGART pages!\n");
Dave Airlieea98a922005-09-11 20:28:11 +1000151 drm_ati_pcigart_cleanup(dev, gart_info);
Dave Airlief26c4732006-01-02 17:18:39 +1100152 address = NULL;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700153 bus_address = 0;
154 goto done;
155 }
156 page_base = (u32) entry->busaddr[i];
157
158 for (j = 0; j < (PAGE_SIZE / ATI_PCIGART_PAGE_SIZE); j++) {
David Miller5a7aad92009-02-12 02:15:27 -0800159 u32 val;
160
Dave Airlief2b04cd2007-05-08 15:19:23 +1000161 switch(gart_info->gart_reg_if) {
162 case DRM_ATI_GART_IGP:
David Miller5a7aad92009-02-12 02:15:27 -0800163 val = page_base | 0xc;
Dave Airlief2b04cd2007-05-08 15:19:23 +1000164 break;
165 case DRM_ATI_GART_PCIE:
David Miller5a7aad92009-02-12 02:15:27 -0800166 val = (page_base >> 8) | 0xc;
Dave Airlief2b04cd2007-05-08 15:19:23 +1000167 break;
168 default:
169 case DRM_ATI_GART_PCI:
David Miller5a7aad92009-02-12 02:15:27 -0800170 val = page_base;
Dave Airlief2b04cd2007-05-08 15:19:23 +1000171 break;
172 }
David Miller5a7aad92009-02-12 02:15:27 -0800173 if (gart_info->gart_table_location ==
174 DRM_ATI_GART_MAIN)
175 pci_gart[gart_idx] = cpu_to_le32(val);
176 else
177 DRM_WRITE32(map, gart_idx * sizeof(u32), val);
178 gart_idx++;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700179 page_base += ATI_PCIGART_PAGE_SIZE;
180 }
181 }
Linus Torvalds1da177e2005-04-16 15:20:36 -0700182 ret = 1;
183
184#if defined(__i386__) || defined(__x86_64__)
185 wbinvd();
186#else
187 mb();
188#endif
189
Dave Airlieb5e89ed2005-09-25 14:28:13 +1000190 done:
Dave Airlieea98a922005-09-11 20:28:11 +1000191 gart_info->addr = address;
Dave Airlieb5e89ed2005-09-25 14:28:13 +1000192 gart_info->bus_addr = bus_address;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700193 return ret;
194}
Linus Torvalds1da177e2005-04-16 15:20:36 -0700195EXPORT_SYMBOL(drm_ati_pcigart_init);