Shrenuj Bansal | acf1ef4 | 2016-06-01 11:11:27 -0700 | [diff] [blame] | 1 | /* Copyright (c) 2017, The Linux Foundation. All rights reserved. |
| 2 | * |
| 3 | * This program is free software; you can redistribute it and/or modify |
| 4 | * it under the terms of the GNU General Public License version 2 and |
| 5 | * only version 2 as published by the Free Software Foundation. |
| 6 | * |
| 7 | * This program is distributed in the hope that it will be useful, |
| 8 | * but WITHOUT ANY WARRANTY; without even the implied warranty of |
| 9 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
| 10 | * GNU General Public License for more details. |
| 11 | * |
| 12 | */ |
| 13 | #include <linux/firmware.h> |
| 14 | #include <linux/pm_opp.h> |
| 15 | |
| 16 | #include "adreno.h" |
| 17 | #include "a6xx_reg.h" |
| 18 | #include "adreno_cp_parser.h" |
| 19 | #include "adreno_trace.h" |
| 20 | #include "adreno_pm4types.h" |
| 21 | #include "adreno_perfcounter.h" |
| 22 | #include "adreno_ringbuffer.h" |
Sushmita Susheelendra | 7f66cf7 | 2016-09-12 11:04:43 -0600 | [diff] [blame] | 23 | #include "adreno_llc.h" |
Shrenuj Bansal | acf1ef4 | 2016-06-01 11:11:27 -0700 | [diff] [blame] | 24 | #include "kgsl_sharedmem.h" |
| 25 | #include "kgsl_log.h" |
| 26 | #include "kgsl.h" |
Kyle Piefer | b1027b0 | 2017-02-10 13:58:58 -0800 | [diff] [blame] | 27 | #include "kgsl_gmu.h" |
| 28 | #include "kgsl_trace.h" |
| 29 | |
| 30 | #define OOB_REQUEST_TIMEOUT 10 /* ms */ |
Shrenuj Bansal | acf1ef4 | 2016-06-01 11:11:27 -0700 | [diff] [blame] | 31 | |
| 32 | #define A6XX_CP_RB_CNTL_DEFAULT (((ilog2(4) << 8) & 0x1F00) | \ |
| 33 | (ilog2(KGSL_RB_DWORDS >> 1) & 0x3F)) |
| 34 | |
| 35 | #define MIN_HBB 13 |
| 36 | |
Sushmita Susheelendra | 7f66cf7 | 2016-09-12 11:04:43 -0600 | [diff] [blame] | 37 | #define A6XX_LLC_NUM_GPU_SCIDS 5 |
| 38 | #define A6XX_GPU_LLC_SCID_NUM_BITS 5 |
| 39 | #define A6XX_GPU_LLC_SCID_MASK \ |
| 40 | ((1 << (A6XX_LLC_NUM_GPU_SCIDS * A6XX_GPU_LLC_SCID_NUM_BITS)) - 1) |
Sushmita Susheelendra | 906564d | 2017-01-10 15:53:55 -0700 | [diff] [blame] | 41 | #define A6XX_GPUHTW_LLC_SCID_SHIFT 25 |
| 42 | #define A6XX_GPUHTW_LLC_SCID_MASK \ |
| 43 | (((1 << A6XX_GPU_LLC_SCID_NUM_BITS) - 1) << A6XX_GPUHTW_LLC_SCID_SHIFT) |
| 44 | |
Sushmita Susheelendra | 7f66cf7 | 2016-09-12 11:04:43 -0600 | [diff] [blame] | 45 | #define A6XX_GPU_CX_REG_BASE 0x509E000 |
| 46 | #define A6XX_GPU_CX_REG_SIZE 0x1000 |
| 47 | |
Kyle Piefer | b1027b0 | 2017-02-10 13:58:58 -0800 | [diff] [blame] | 48 | static int _load_gmu_firmware(struct kgsl_device *device); |
| 49 | |
Shrenuj Bansal | acf1ef4 | 2016-06-01 11:11:27 -0700 | [diff] [blame] | 50 | static const struct adreno_vbif_data a630_vbif[] = { |
| 51 | {A6XX_VBIF_GATE_OFF_WRREQ_EN, 0x00000009}, |
| 52 | {A6XX_RBBM_VBIF_CLIENT_QOS_CNTL, 0x3}, |
| 53 | {0, 0}, |
| 54 | }; |
| 55 | |
| 56 | static const struct adreno_vbif_platform a6xx_vbif_platforms[] = { |
| 57 | { adreno_is_a630, a630_vbif }, |
| 58 | }; |
| 59 | |
| 60 | static struct a6xx_protected_regs { |
| 61 | unsigned int base; |
| 62 | unsigned int count; |
| 63 | int read_protect; |
| 64 | } a6xx_protected_regs_group[] = { |
| 65 | { 0x600, 0x51, 0 }, |
| 66 | { 0xAE50, 0x2, 1 }, |
| 67 | { 0x9624, 0x13, 1 }, |
| 68 | { 0x8630, 0x8, 1 }, |
| 69 | { 0x9E70, 0x1, 1 }, |
| 70 | { 0x9E78, 0x187, 1 }, |
| 71 | { 0xF000, 0x810, 1 }, |
| 72 | { 0xFC00, 0x3, 0 }, |
| 73 | { 0x50E, 0x0, 1 }, |
| 74 | { 0x50F, 0x0, 0 }, |
| 75 | { 0x510, 0x0, 1 }, |
| 76 | { 0x0, 0x4F9, 0 }, |
| 77 | { 0x501, 0xA, 0 }, |
| 78 | { 0x511, 0x44, 0 }, |
| 79 | { 0xE00, 0xE, 1 }, |
| 80 | { 0x8E00, 0x0, 1 }, |
| 81 | { 0x8E50, 0xF, 1 }, |
| 82 | { 0xBE02, 0x0, 1 }, |
| 83 | { 0xBE20, 0x11F3, 1 }, |
| 84 | { 0x800, 0x82, 1 }, |
| 85 | { 0x8A0, 0x8, 1 }, |
| 86 | { 0x8AB, 0x19, 1 }, |
| 87 | { 0x900, 0x4D, 1 }, |
| 88 | { 0x98D, 0x76, 1 }, |
| 89 | { 0x8D0, 0x23, 0 }, |
| 90 | { 0x980, 0x4, 0 }, |
| 91 | { 0xA630, 0x0, 1 }, |
| 92 | }; |
| 93 | |
| 94 | /* Print some key registers if a spin-for-idle times out */ |
| 95 | static void spin_idle_debug(struct kgsl_device *device, |
| 96 | const char *str) |
| 97 | { |
| 98 | unsigned int rptr, wptr; |
| 99 | unsigned int status, status3, intstatus; |
| 100 | unsigned int hwfault; |
| 101 | |
| 102 | dev_err(device->dev, str); |
| 103 | |
| 104 | kgsl_regread(device, A6XX_CP_RB_RPTR, &rptr); |
| 105 | kgsl_regread(device, A6XX_CP_RB_WPTR, &wptr); |
| 106 | |
| 107 | kgsl_regread(device, A6XX_RBBM_STATUS, &status); |
| 108 | kgsl_regread(device, A6XX_RBBM_STATUS3, &status3); |
| 109 | kgsl_regread(device, A6XX_RBBM_INT_0_STATUS, &intstatus); |
| 110 | kgsl_regread(device, A6XX_CP_HW_FAULT, &hwfault); |
| 111 | |
| 112 | dev_err(device->dev, |
| 113 | " rb=%X/%X rbbm_status=%8.8X/%8.8X int_0_status=%8.8X\n", |
| 114 | rptr, wptr, status, status3, intstatus); |
| 115 | dev_err(device->dev, " hwfault=%8.8X\n", hwfault); |
| 116 | } |
| 117 | |
| 118 | static void a6xx_platform_setup(struct adreno_device *adreno_dev) |
| 119 | { |
| 120 | uint64_t addr; |
| 121 | |
| 122 | /* Calculate SP local and private mem addresses */ |
| 123 | addr = ALIGN(ADRENO_UCHE_GMEM_BASE + adreno_dev->gmem_size, SZ_64K); |
| 124 | adreno_dev->sp_local_gpuaddr = addr; |
| 125 | adreno_dev->sp_pvt_gpuaddr = addr + SZ_64K; |
| 126 | } |
| 127 | |
| 128 | /** |
| 129 | * a6xx_protect_init() - Initializes register protection on a6xx |
| 130 | * @device: Pointer to the device structure |
| 131 | * Performs register writes to enable protected access to sensitive |
| 132 | * registers |
| 133 | */ |
| 134 | static void a6xx_protect_init(struct adreno_device *adreno_dev) |
| 135 | { |
| 136 | struct kgsl_device *device = KGSL_DEVICE(adreno_dev); |
| 137 | int i; |
| 138 | |
| 139 | /* enable access protection to privileged registers */ |
| 140 | kgsl_regwrite(device, A6XX_CP_PROTECT_CNTL, 0x00000007); |
| 141 | |
| 142 | if (ARRAY_SIZE(a6xx_protected_regs_group) > |
| 143 | adreno_dev->gpucore->num_protected_regs) |
| 144 | WARN(1, "Size exceeds the num of protection regs available\n"); |
| 145 | |
| 146 | for (i = 0; i < ARRAY_SIZE(a6xx_protected_regs_group); i++) { |
| 147 | struct a6xx_protected_regs *regs = |
| 148 | &a6xx_protected_regs_group[i]; |
| 149 | |
| 150 | kgsl_regwrite(device, A6XX_CP_PROTECT_REG + i, |
| 151 | regs->base | (regs->count << 18) | |
| 152 | (regs->read_protect << 31)); |
| 153 | } |
| 154 | |
| 155 | } |
| 156 | |
| 157 | static void a6xx_enable_64bit(struct adreno_device *adreno_dev) |
| 158 | { |
| 159 | struct kgsl_device *device = KGSL_DEVICE(adreno_dev); |
| 160 | |
| 161 | kgsl_regwrite(device, A6XX_CP_ADDR_MODE_CNTL, 0x1); |
| 162 | kgsl_regwrite(device, A6XX_VSC_ADDR_MODE_CNTL, 0x1); |
| 163 | kgsl_regwrite(device, A6XX_GRAS_ADDR_MODE_CNTL, 0x1); |
| 164 | kgsl_regwrite(device, A6XX_RB_ADDR_MODE_CNTL, 0x1); |
| 165 | kgsl_regwrite(device, A6XX_PC_ADDR_MODE_CNTL, 0x1); |
| 166 | kgsl_regwrite(device, A6XX_HLSQ_ADDR_MODE_CNTL, 0x1); |
| 167 | kgsl_regwrite(device, A6XX_VFD_ADDR_MODE_CNTL, 0x1); |
| 168 | kgsl_regwrite(device, A6XX_VPC_ADDR_MODE_CNTL, 0x1); |
| 169 | kgsl_regwrite(device, A6XX_UCHE_ADDR_MODE_CNTL, 0x1); |
| 170 | kgsl_regwrite(device, A6XX_SP_ADDR_MODE_CNTL, 0x1); |
| 171 | kgsl_regwrite(device, A6XX_TPL1_ADDR_MODE_CNTL, 0x1); |
| 172 | kgsl_regwrite(device, A6XX_RBBM_SECVID_TSB_ADDR_MODE_CNTL, 0x1); |
| 173 | } |
| 174 | |
| 175 | /* |
| 176 | * a6xx_start() - Device start |
| 177 | * @adreno_dev: Pointer to adreno device |
| 178 | * |
| 179 | * a6xx device start |
| 180 | */ |
| 181 | static void a6xx_start(struct adreno_device *adreno_dev) |
| 182 | { |
| 183 | struct kgsl_device *device = KGSL_DEVICE(adreno_dev); |
Shrenuj Bansal | 397e589 | 2017-03-13 13:38:47 -0700 | [diff] [blame] | 184 | unsigned int bit, mal, mode, glbl_inv; |
Shrenuj Bansal | acf1ef4 | 2016-06-01 11:11:27 -0700 | [diff] [blame] | 185 | unsigned int amsbc = 0; |
| 186 | |
| 187 | adreno_vbif_start(adreno_dev, a6xx_vbif_platforms, |
| 188 | ARRAY_SIZE(a6xx_vbif_platforms)); |
| 189 | /* |
| 190 | * Set UCHE_WRITE_THRU_BASE to the UCHE_TRAP_BASE effectively |
| 191 | * disabling L2 bypass |
| 192 | */ |
| 193 | kgsl_regwrite(device, A6XX_UCHE_WRITE_RANGE_MAX_LO, 0xffffffc0); |
| 194 | kgsl_regwrite(device, A6XX_UCHE_WRITE_RANGE_MAX_HI, 0x0001ffff); |
| 195 | kgsl_regwrite(device, A6XX_UCHE_TRAP_BASE_LO, 0xfffff000); |
| 196 | kgsl_regwrite(device, A6XX_UCHE_TRAP_BASE_HI, 0x0001ffff); |
| 197 | kgsl_regwrite(device, A6XX_UCHE_WRITE_THRU_BASE_LO, 0xfffff000); |
| 198 | kgsl_regwrite(device, A6XX_UCHE_WRITE_THRU_BASE_HI, 0x0001ffff); |
| 199 | |
| 200 | /* Program the GMEM VA range for the UCHE path */ |
| 201 | kgsl_regwrite(device, A6XX_UCHE_GMEM_RANGE_MIN_LO, |
| 202 | ADRENO_UCHE_GMEM_BASE); |
| 203 | kgsl_regwrite(device, A6XX_UCHE_GMEM_RANGE_MIN_HI, 0x0); |
| 204 | kgsl_regwrite(device, A6XX_UCHE_GMEM_RANGE_MAX_LO, |
| 205 | ADRENO_UCHE_GMEM_BASE + |
| 206 | adreno_dev->gmem_size - 1); |
| 207 | kgsl_regwrite(device, A6XX_UCHE_GMEM_RANGE_MAX_HI, 0x0); |
| 208 | |
| 209 | kgsl_regwrite(device, A6XX_UCHE_FILTER_CNTL, 0x804); |
| 210 | kgsl_regwrite(device, A6XX_UCHE_CACHE_WAYS, 0x4); |
| 211 | |
| 212 | kgsl_regwrite(device, A6XX_CP_ROQ_THRESHOLDS_2, 0x010000C0); |
| 213 | kgsl_regwrite(device, A6XX_CP_ROQ_THRESHOLDS_1, 0x8040362C); |
| 214 | |
| 215 | /* Setting the mem pool size */ |
| 216 | kgsl_regwrite(device, A6XX_CP_MEM_POOL_SIZE, 128); |
| 217 | |
| 218 | /* Setting the primFifo thresholds default values */ |
| 219 | kgsl_regwrite(device, A6XX_PC_DBG_ECO_CNTL, (0x300 << 11)); |
| 220 | |
| 221 | /* Disable secured mode */ |
| 222 | kgsl_regwrite(device, A6XX_RBBM_SECVID_TRUST_CNTL, 0x0); |
| 223 | |
| 224 | /* Set the AHB default slave response to "ERROR" */ |
| 225 | kgsl_regwrite(device, A6XX_CP_AHB_CNTL, 0x1); |
| 226 | |
| 227 | if (of_property_read_u32(device->pdev->dev.of_node, |
| 228 | "qcom,highest-bank-bit", &bit)) |
| 229 | bit = MIN_HBB; |
| 230 | |
| 231 | if (of_property_read_u32(device->pdev->dev.of_node, |
| 232 | "qcom,min-access-length", &mal)) |
| 233 | mal = 32; |
| 234 | |
| 235 | if (of_property_read_u32(device->pdev->dev.of_node, |
| 236 | "qcom,ubwc-mode", &mode)) |
| 237 | mode = 0; |
| 238 | |
| 239 | switch (mode) { |
| 240 | case KGSL_UBWC_1_0: |
| 241 | mode = 1; |
| 242 | break; |
| 243 | case KGSL_UBWC_2_0: |
| 244 | mode = 0; |
| 245 | break; |
| 246 | case KGSL_UBWC_3_0: |
| 247 | mode = 0; |
| 248 | amsbc = 1; /* Only valid for A640 and A680 */ |
| 249 | break; |
| 250 | default: |
| 251 | break; |
| 252 | } |
| 253 | |
| 254 | if (bit >= 13 && bit <= 16) |
| 255 | bit = (bit - 13) & 0x03; |
| 256 | else |
| 257 | bit = 0; |
| 258 | |
| 259 | mal = (mal == 64) ? 1 : 0; |
| 260 | |
Shrenuj Bansal | 397e589 | 2017-03-13 13:38:47 -0700 | [diff] [blame] | 261 | /* (1 << 29)globalInvFlushFilterDis bit needs to be set for A630 V1 */ |
| 262 | glbl_inv = (adreno_is_a630v1(adreno_dev)) ? 1 : 0; |
| 263 | |
Shrenuj Bansal | acf1ef4 | 2016-06-01 11:11:27 -0700 | [diff] [blame] | 264 | kgsl_regwrite(device, A6XX_RB_NC_MODE_CNTL, (amsbc << 4) | (mal << 3) | |
| 265 | (bit << 1) | mode); |
| 266 | kgsl_regwrite(device, A6XX_TPL1_NC_MODE_CNTL, (mal << 3) | |
| 267 | (bit << 1) | mode); |
| 268 | kgsl_regwrite(device, A6XX_SP_NC_MODE_CNTL, (mal << 3) | (bit << 1) | |
| 269 | mode); |
| 270 | |
Shrenuj Bansal | 397e589 | 2017-03-13 13:38:47 -0700 | [diff] [blame] | 271 | kgsl_regwrite(device, A6XX_UCHE_MODE_CNTL, (glbl_inv << 29) | |
| 272 | (mal << 23) | (bit << 21)); |
Shrenuj Bansal | acf1ef4 | 2016-06-01 11:11:27 -0700 | [diff] [blame] | 273 | |
| 274 | kgsl_regwrite(device, A6XX_RBBM_INTERFACE_HANG_INT_CNTL, |
| 275 | (1 << 30) | 0x4000); |
| 276 | |
Lynus Vaz | 85c8cee | 2017-03-07 11:31:02 +0530 | [diff] [blame] | 277 | /* Set TWOPASSUSEWFI in A6XX_PC_DBG_ECO_CNTL if requested */ |
| 278 | if (ADRENO_QUIRK(adreno_dev, ADRENO_QUIRK_TWO_PASS_USE_WFI)) |
| 279 | kgsl_regrmw(device, A6XX_PC_DBG_ECO_CNTL, 0, (1 << 8)); |
| 280 | |
Shrenuj Bansal | acf1ef4 | 2016-06-01 11:11:27 -0700 | [diff] [blame] | 281 | a6xx_protect_init(adreno_dev); |
| 282 | } |
| 283 | |
| 284 | /* |
| 285 | * a6xx_microcode_load() - Load microcode |
| 286 | * @adreno_dev: Pointer to adreno device |
| 287 | */ |
| 288 | static int a6xx_microcode_load(struct adreno_device *adreno_dev) |
| 289 | { |
| 290 | struct kgsl_device *device = KGSL_DEVICE(adreno_dev); |
| 291 | struct adreno_firmware *fw = ADRENO_FW(adreno_dev, ADRENO_FW_SQE); |
| 292 | uint64_t gpuaddr; |
| 293 | |
| 294 | gpuaddr = fw->memdesc.gpuaddr; |
| 295 | kgsl_regwrite(device, A6XX_CP_SQE_INSTR_BASE_LO, |
| 296 | lower_32_bits(gpuaddr)); |
| 297 | kgsl_regwrite(device, A6XX_CP_SQE_INSTR_BASE_HI, |
| 298 | upper_32_bits(gpuaddr)); |
| 299 | |
| 300 | return 0; |
| 301 | } |
| 302 | |
| 303 | |
| 304 | /* |
| 305 | * CP_INIT_MAX_CONTEXT bit tells if the multiple hardware contexts can |
| 306 | * be used at once of if they should be serialized |
| 307 | */ |
| 308 | #define CP_INIT_MAX_CONTEXT BIT(0) |
| 309 | |
| 310 | /* Enables register protection mode */ |
| 311 | #define CP_INIT_ERROR_DETECTION_CONTROL BIT(1) |
| 312 | |
| 313 | /* Header dump information */ |
| 314 | #define CP_INIT_HEADER_DUMP BIT(2) /* Reserved */ |
| 315 | |
| 316 | /* Default Reset states enabled for PFP and ME */ |
| 317 | #define CP_INIT_DEFAULT_RESET_STATE BIT(3) |
| 318 | |
| 319 | /* Drawcall filter range */ |
| 320 | #define CP_INIT_DRAWCALL_FILTER_RANGE BIT(4) |
| 321 | |
| 322 | /* Ucode workaround masks */ |
| 323 | #define CP_INIT_UCODE_WORKAROUND_MASK BIT(5) |
| 324 | |
| 325 | #define CP_INIT_MASK (CP_INIT_MAX_CONTEXT | \ |
| 326 | CP_INIT_ERROR_DETECTION_CONTROL | \ |
| 327 | CP_INIT_HEADER_DUMP | \ |
| 328 | CP_INIT_DEFAULT_RESET_STATE | \ |
| 329 | CP_INIT_UCODE_WORKAROUND_MASK) |
| 330 | |
| 331 | static void _set_ordinals(struct adreno_device *adreno_dev, |
| 332 | unsigned int *cmds, unsigned int count) |
| 333 | { |
| 334 | unsigned int *start = cmds; |
| 335 | |
| 336 | /* Enabled ordinal mask */ |
| 337 | *cmds++ = CP_INIT_MASK; |
| 338 | |
| 339 | if (CP_INIT_MASK & CP_INIT_MAX_CONTEXT) |
| 340 | *cmds++ = 0x00000003; |
| 341 | |
| 342 | if (CP_INIT_MASK & CP_INIT_ERROR_DETECTION_CONTROL) |
| 343 | *cmds++ = 0x20000000; |
| 344 | |
| 345 | if (CP_INIT_MASK & CP_INIT_HEADER_DUMP) { |
| 346 | /* Header dump address */ |
| 347 | *cmds++ = 0x00000000; |
| 348 | /* Header dump enable and dump size */ |
| 349 | *cmds++ = 0x00000000; |
| 350 | } |
| 351 | |
| 352 | if (CP_INIT_MASK & CP_INIT_DRAWCALL_FILTER_RANGE) { |
| 353 | /* Start range */ |
| 354 | *cmds++ = 0x00000000; |
| 355 | /* End range (inclusive) */ |
| 356 | *cmds++ = 0x00000000; |
| 357 | } |
| 358 | |
| 359 | if (CP_INIT_MASK & CP_INIT_UCODE_WORKAROUND_MASK) |
| 360 | *cmds++ = 0x00000000; |
| 361 | |
| 362 | /* Pad rest of the cmds with 0's */ |
| 363 | while ((unsigned int)(cmds - start) < count) |
| 364 | *cmds++ = 0x0; |
| 365 | } |
| 366 | |
| 367 | /* |
| 368 | * a6xx_send_cp_init() - Initialize ringbuffer |
| 369 | * @adreno_dev: Pointer to adreno device |
| 370 | * @rb: Pointer to the ringbuffer of device |
| 371 | * |
| 372 | * Submit commands for ME initialization, |
| 373 | */ |
| 374 | static int a6xx_send_cp_init(struct adreno_device *adreno_dev, |
| 375 | struct adreno_ringbuffer *rb) |
| 376 | { |
| 377 | unsigned int *cmds; |
| 378 | int ret; |
| 379 | |
| 380 | cmds = adreno_ringbuffer_allocspace(rb, 9); |
| 381 | if (IS_ERR(cmds)) |
| 382 | return PTR_ERR(cmds); |
| 383 | |
| 384 | *cmds++ = cp_type7_packet(CP_ME_INIT, 8); |
| 385 | |
| 386 | _set_ordinals(adreno_dev, cmds, 8); |
| 387 | |
| 388 | ret = adreno_ringbuffer_submit_spin(rb, NULL, 2000); |
| 389 | if (ret) |
| 390 | spin_idle_debug(KGSL_DEVICE(adreno_dev), |
| 391 | "CP initialization failed to idle\n"); |
| 392 | |
| 393 | return ret; |
| 394 | } |
| 395 | |
| 396 | /* |
| 397 | * a6xx_rb_start() - Start the ringbuffer |
| 398 | * @adreno_dev: Pointer to adreno device |
| 399 | * @start_type: Warm or cold start |
| 400 | */ |
| 401 | static int a6xx_rb_start(struct adreno_device *adreno_dev, |
| 402 | unsigned int start_type) |
| 403 | { |
| 404 | struct adreno_ringbuffer *rb = ADRENO_CURRENT_RINGBUFFER(adreno_dev); |
| 405 | struct kgsl_device *device = &adreno_dev->dev; |
| 406 | uint64_t addr; |
| 407 | int ret; |
| 408 | |
| 409 | addr = SCRATCH_RPTR_GPU_ADDR(device, rb->id); |
| 410 | |
| 411 | adreno_writereg64(adreno_dev, ADRENO_REG_CP_RB_RPTR_ADDR_LO, |
| 412 | ADRENO_REG_CP_RB_RPTR_ADDR_HI, addr); |
| 413 | |
| 414 | /* |
| 415 | * The size of the ringbuffer in the hardware is the log2 |
| 416 | * representation of the size in quadwords (sizedwords / 2). |
| 417 | */ |
| 418 | adreno_writereg(adreno_dev, ADRENO_REG_CP_RB_CNTL, |
| 419 | A6XX_CP_RB_CNTL_DEFAULT); |
| 420 | |
| 421 | adreno_writereg(adreno_dev, ADRENO_REG_CP_RB_BASE, |
| 422 | rb->buffer_desc.gpuaddr); |
| 423 | |
| 424 | ret = a6xx_microcode_load(adreno_dev); |
| 425 | if (ret) |
| 426 | return ret; |
| 427 | |
| 428 | /* Clear the SQE_HALT to start the CP engine */ |
| 429 | kgsl_regwrite(device, A6XX_CP_SQE_CNTL, 1); |
| 430 | |
| 431 | return a6xx_send_cp_init(adreno_dev, rb); |
| 432 | } |
| 433 | |
| 434 | static int _load_firmware(struct kgsl_device *device, const char *fwfile, |
| 435 | struct adreno_firmware *firmware) |
| 436 | { |
| 437 | const struct firmware *fw = NULL; |
| 438 | int ret; |
| 439 | |
| 440 | ret = request_firmware(&fw, fwfile, device->dev); |
| 441 | |
| 442 | if (ret) { |
| 443 | KGSL_DRV_ERR(device, "request_firmware(%s) failed: %d\n", |
| 444 | fwfile, ret); |
| 445 | return ret; |
| 446 | } |
| 447 | |
| 448 | ret = kgsl_allocate_global(device, &firmware->memdesc, fw->size - 4, |
| 449 | KGSL_MEMFLAGS_GPUREADONLY, 0, "ucode"); |
| 450 | |
| 451 | if (!ret) { |
| 452 | memcpy(firmware->memdesc.hostptr, &fw->data[4], fw->size - 4); |
| 453 | firmware->size = (fw->size - 4) / sizeof(uint32_t); |
| 454 | firmware->version = *(unsigned int *)&fw->data[4]; |
| 455 | } |
| 456 | |
| 457 | release_firmware(fw); |
| 458 | |
Kyle Piefer | b1027b0 | 2017-02-10 13:58:58 -0800 | [diff] [blame] | 459 | ret = _load_gmu_firmware(device); |
| 460 | |
Shrenuj Bansal | acf1ef4 | 2016-06-01 11:11:27 -0700 | [diff] [blame] | 461 | return ret; |
| 462 | } |
| 463 | |
Kyle Piefer | b1027b0 | 2017-02-10 13:58:58 -0800 | [diff] [blame] | 464 | #define RSC_CMD_OFFSET 2 |
| 465 | #define PDC_CMD_OFFSET 4 |
Shrenuj Bansal | acf1ef4 | 2016-06-01 11:11:27 -0700 | [diff] [blame] | 466 | |
Kyle Piefer | b1027b0 | 2017-02-10 13:58:58 -0800 | [diff] [blame] | 467 | static void _regwrite(void __iomem *regbase, |
| 468 | unsigned int offsetwords, unsigned int value) |
Shrenuj Bansal | acf1ef4 | 2016-06-01 11:11:27 -0700 | [diff] [blame] | 469 | { |
Kyle Piefer | b1027b0 | 2017-02-10 13:58:58 -0800 | [diff] [blame] | 470 | void __iomem *reg; |
Shrenuj Bansal | acf1ef4 | 2016-06-01 11:11:27 -0700 | [diff] [blame] | 471 | |
Kyle Piefer | b1027b0 | 2017-02-10 13:58:58 -0800 | [diff] [blame] | 472 | reg = regbase + (offsetwords << 2); |
| 473 | __raw_writel(value, reg); |
| 474 | } |
Shrenuj Bansal | acf1ef4 | 2016-06-01 11:11:27 -0700 | [diff] [blame] | 475 | |
Kyle Piefer | b1027b0 | 2017-02-10 13:58:58 -0800 | [diff] [blame] | 476 | static void _gmu_regrmw(struct kgsl_device *device, |
| 477 | unsigned int offsetwords, unsigned int mask) |
| 478 | { |
| 479 | unsigned int value; |
Shrenuj Bansal | acf1ef4 | 2016-06-01 11:11:27 -0700 | [diff] [blame] | 480 | |
Kyle Piefer | b1027b0 | 2017-02-10 13:58:58 -0800 | [diff] [blame] | 481 | kgsl_gmu_regread(device, offsetwords, &value); |
| 482 | kgsl_gmu_regwrite(device, offsetwords, value | mask); |
| 483 | } |
| 484 | |
| 485 | /* |
| 486 | * _load_gmu_rpmh_ucode() - Load the ucode into the GPU PDC/RSC blocks |
| 487 | * PDC and RSC execute GPU power on/off RPMh sequence |
| 488 | * @device: Pointer to KGSL device |
| 489 | */ |
| 490 | static void _load_gmu_rpmh_ucode(struct kgsl_device *device) |
| 491 | { |
| 492 | struct gmu_device *gmu = &device->gmu; |
| 493 | |
| 494 | /* Setup RSC PDC handshake for sleep and wakeup */ |
| 495 | kgsl_gmu_regwrite(device, A6XX_RSCC_PDC_SLAVE_ID_DRV0, 1); |
| 496 | kgsl_gmu_regwrite(device, A6XX_RSCC_HIDDEN_TCS_CMD0_DATA, 0); |
| 497 | kgsl_gmu_regwrite(device, A6XX_RSCC_HIDDEN_TCS_CMD0_ADDR, 0); |
| 498 | kgsl_gmu_regwrite(device, |
| 499 | A6XX_RSCC_HIDDEN_TCS_CMD0_DATA + RSC_CMD_OFFSET, 0); |
| 500 | kgsl_gmu_regwrite(device, |
| 501 | A6XX_RSCC_HIDDEN_TCS_CMD0_ADDR + RSC_CMD_OFFSET, 0); |
| 502 | kgsl_gmu_regwrite(device, |
| 503 | A6XX_RSCC_HIDDEN_TCS_CMD0_DATA + RSC_CMD_OFFSET * 2, |
| 504 | 0x80000000); |
| 505 | kgsl_gmu_regwrite(device, |
| 506 | A6XX_RSCC_HIDDEN_TCS_CMD0_ADDR + RSC_CMD_OFFSET * 2, |
| 507 | 0); |
| 508 | kgsl_gmu_regwrite(device, A6XX_RSCC_OVERRIDE_START_ADDR, 0); |
| 509 | kgsl_gmu_regwrite(device, A6XX_RSCC_PDC_SEQ_START_ADDR, 0x4520); |
| 510 | kgsl_gmu_regwrite(device, A6XX_RSCC_PDC_MATCH_VALUE_LO, 0x4510); |
| 511 | kgsl_gmu_regwrite(device, A6XX_RSCC_PDC_MATCH_VALUE_HI, 0x4514); |
| 512 | |
| 513 | /* Enable timestamp event */ |
| 514 | kgsl_gmu_regwrite(device, A6XX_RSCC_TIMESTAMP_UNIT1_EN_DRV0, 1); |
| 515 | |
| 516 | /* Load RSC sequencer uCode for sleep and wakeup */ |
| 517 | kgsl_gmu_regwrite(device, A6XX_RSCC_SEQ_MEM_0_DRV0, 0xA7A506A0); |
| 518 | kgsl_gmu_regwrite(device, A6XX_RSCC_SEQ_MEM_0_DRV0 + 1, 0xA1E6A6E7); |
| 519 | kgsl_gmu_regwrite(device, A6XX_RSCC_SEQ_MEM_0_DRV0 + 2, 0xA2E081E1); |
| 520 | kgsl_gmu_regwrite(device, A6XX_RSCC_SEQ_MEM_0_DRV0 + 3, 0xE9A982E2); |
| 521 | kgsl_gmu_regwrite(device, A6XX_RSCC_SEQ_MEM_0_DRV0 + 4, 0x0020E8A8); |
| 522 | |
| 523 | /* Load PDC sequencer uCode for power up and power down sequence */ |
| 524 | _regwrite(gmu->pdc_reg_virt, PDC_GPU_SEQ_MEM_0, 0xFFBFA1E1); |
| 525 | _regwrite(gmu->pdc_reg_virt, PDC_GPU_SEQ_MEM_0 + 1, 0xE0A4A3A2); |
| 526 | _regwrite(gmu->pdc_reg_virt, PDC_GPU_SEQ_MEM_0 + 2, 0xE2848382); |
| 527 | _regwrite(gmu->pdc_reg_virt, PDC_GPU_SEQ_MEM_0 + 3, 0xFDBDE4E3); |
| 528 | _regwrite(gmu->pdc_reg_virt, PDC_GPU_SEQ_MEM_0 + 4, 0x00002081); |
| 529 | |
| 530 | /* Set TCS commands used by PDC sequence for low power modes */ |
| 531 | _regwrite(gmu->pdc_reg_virt, PDC_GPU_TCS0_CMD_ENABLE_BANK, 7); |
| 532 | _regwrite(gmu->pdc_reg_virt, PDC_GPU_TCS0_CMD_WAIT_FOR_CMPL_BANK, 0); |
| 533 | _regwrite(gmu->pdc_reg_virt, PDC_GPU_TCS0_CONTROL, 0); |
| 534 | _regwrite(gmu->pdc_reg_virt, PDC_GPU_TCS0_CMD0_MSGID, 0x10108); |
| 535 | _regwrite(gmu->pdc_reg_virt, PDC_GPU_TCS0_CMD0_ADDR, 0x30010); |
| 536 | _regwrite(gmu->pdc_reg_virt, PDC_GPU_TCS0_CMD0_DATA, 1); |
| 537 | _regwrite(gmu->pdc_reg_virt, |
| 538 | PDC_GPU_TCS0_CMD0_MSGID + PDC_CMD_OFFSET, 0x10108); |
| 539 | _regwrite(gmu->pdc_reg_virt, |
| 540 | PDC_GPU_TCS0_CMD0_ADDR + PDC_CMD_OFFSET, 0x30000); |
| 541 | _regwrite(gmu->pdc_reg_virt, |
| 542 | PDC_GPU_TCS0_CMD0_DATA + PDC_CMD_OFFSET, 0x0); |
| 543 | _regwrite(gmu->pdc_reg_virt, |
| 544 | PDC_GPU_TCS0_CMD0_MSGID + PDC_CMD_OFFSET * 2, 0x10108); |
| 545 | _regwrite(gmu->pdc_reg_virt, |
| 546 | PDC_GPU_TCS0_CMD0_ADDR + PDC_CMD_OFFSET * 2, 0x30080); |
| 547 | _regwrite(gmu->pdc_reg_virt, |
| 548 | PDC_GPU_TCS0_CMD0_DATA + PDC_CMD_OFFSET * 2, 0x0); |
| 549 | _regwrite(gmu->pdc_reg_virt, PDC_GPU_TCS1_CMD_ENABLE_BANK, 7); |
| 550 | _regwrite(gmu->pdc_reg_virt, PDC_GPU_TCS1_CMD_WAIT_FOR_CMPL_BANK, 0); |
| 551 | _regwrite(gmu->pdc_reg_virt, PDC_GPU_TCS1_CONTROL, 0); |
| 552 | _regwrite(gmu->pdc_reg_virt, PDC_GPU_TCS1_CMD0_MSGID, 0x10108); |
| 553 | _regwrite(gmu->pdc_reg_virt, PDC_GPU_TCS1_CMD0_ADDR, 0x30010); |
| 554 | _regwrite(gmu->pdc_reg_virt, PDC_GPU_TCS1_CMD0_DATA, 2); |
| 555 | _regwrite(gmu->pdc_reg_virt, |
| 556 | PDC_GPU_TCS1_CMD0_MSGID + PDC_CMD_OFFSET, 0x10108); |
| 557 | _regwrite(gmu->pdc_reg_virt, |
| 558 | PDC_GPU_TCS1_CMD0_ADDR + PDC_CMD_OFFSET, 0x30000); |
| 559 | _regwrite(gmu->pdc_reg_virt, |
| 560 | PDC_GPU_TCS1_CMD0_DATA + PDC_CMD_OFFSET, 0x3); |
| 561 | _regwrite(gmu->pdc_reg_virt, |
| 562 | PDC_GPU_TCS1_CMD0_MSGID + PDC_CMD_OFFSET * 2, 0x10108); |
| 563 | _regwrite(gmu->pdc_reg_virt, |
| 564 | PDC_GPU_TCS1_CMD0_ADDR + PDC_CMD_OFFSET * 2, 0x30080); |
| 565 | _regwrite(gmu->pdc_reg_virt, |
| 566 | PDC_GPU_TCS1_CMD0_DATA + PDC_CMD_OFFSET * 2, 0x3); |
| 567 | |
| 568 | /* Setup GPU PDC */ |
| 569 | _regwrite(gmu->pdc_reg_virt, PDC_GPU_SEQ_START_ADDR, 0); |
| 570 | _regwrite(gmu->pdc_reg_virt, PDC_GPU_ENABLE_PDC, 0x80000001); |
| 571 | |
| 572 | /* ensure no writes happen before the uCode is fully written */ |
Shrenuj Bansal | acf1ef4 | 2016-06-01 11:11:27 -0700 | [diff] [blame] | 573 | wmb(); |
Kyle Piefer | b1027b0 | 2017-02-10 13:58:58 -0800 | [diff] [blame] | 574 | } |
Shrenuj Bansal | acf1ef4 | 2016-06-01 11:11:27 -0700 | [diff] [blame] | 575 | |
Kyle Piefer | b1027b0 | 2017-02-10 13:58:58 -0800 | [diff] [blame] | 576 | #define GMU_START_TIMEOUT 10 /* ms */ |
| 577 | #define GPU_START_TIMEOUT 100 /* ms */ |
Shrenuj Bansal | acf1ef4 | 2016-06-01 11:11:27 -0700 | [diff] [blame] | 578 | |
Kyle Piefer | b1027b0 | 2017-02-10 13:58:58 -0800 | [diff] [blame] | 579 | /* |
| 580 | * timed_poll_check() - polling *gmu* register at given offset until |
| 581 | * its value changed to match expected value. The function times |
| 582 | * out and returns after given duration if register is not updated |
| 583 | * as expected. |
| 584 | * |
| 585 | * @device: Pointer to KGSL device |
| 586 | * @offset: Register offset |
| 587 | * @expected_ret: expected register value that stops polling |
| 588 | * @timout: number of jiffies to abort the polling |
| 589 | * @mask: bitmask to filter register value to match expected_ret |
| 590 | */ |
| 591 | static int timed_poll_check(struct kgsl_device *device, |
| 592 | unsigned int offset, unsigned int expected_ret, |
| 593 | unsigned int timeout, unsigned int mask) |
| 594 | { |
| 595 | unsigned long t; |
| 596 | unsigned int value; |
| 597 | |
| 598 | t = jiffies + msecs_to_jiffies(timeout); |
| 599 | |
Shrenuj Bansal | acf1ef4 | 2016-06-01 11:11:27 -0700 | [diff] [blame] | 600 | while (!time_after(jiffies, t)) { |
Kyle Piefer | b1027b0 | 2017-02-10 13:58:58 -0800 | [diff] [blame] | 601 | kgsl_gmu_regread(device, offset, &value); |
| 602 | if ((value & mask) == expected_ret) |
| 603 | return 0; |
Shrenuj Bansal | acf1ef4 | 2016-06-01 11:11:27 -0700 | [diff] [blame] | 604 | cpu_relax(); |
| 605 | } |
| 606 | |
Kyle Piefer | b1027b0 | 2017-02-10 13:58:58 -0800 | [diff] [blame] | 607 | return -EINVAL; |
| 608 | } |
| 609 | |
| 610 | /* |
| 611 | * a6xx_gmu_power_config() - Configure and enable GMU's low power mode |
| 612 | * setting based on ADRENO feature flags. |
| 613 | * @device: Pointer to KGSL device |
| 614 | */ |
| 615 | static void a6xx_gmu_power_config(struct kgsl_device *device) |
| 616 | { |
| 617 | struct adreno_device *adreno_dev = ADRENO_DEVICE(device); |
| 618 | struct gmu_device *gmu = &device->gmu; |
| 619 | |
| 620 | if (ADRENO_FEATURE(adreno_dev, ADRENO_SPTP_PC)) { |
| 621 | kgsl_gmu_regwrite(device, A6XX_GMU_PWR_COL_SPTPRAC_HYST, |
| 622 | 0x000A0080); |
| 623 | _gmu_regrmw(device, A6XX_GMU_PWR_COL_INTER_FRAME_CTRL, |
| 624 | SPTP_ENABLE_MASK); |
| 625 | gmu->idle_level = GPU_HW_SPTP_PC; |
| 626 | } |
| 627 | |
| 628 | if (ADRENO_FEATURE(adreno_dev, ADRENO_IFPC)) { |
| 629 | kgsl_gmu_regwrite(device, A6XX_GMU_PWR_COL_INTER_FRAME_HYST, |
| 630 | 0x000A0080); |
| 631 | _gmu_regrmw(device, A6XX_GMU_PWR_COL_INTER_FRAME_CTRL, |
| 632 | IFPC_ENABLE_MASK); |
| 633 | gmu->idle_level = GPU_HW_IFPC; |
| 634 | } |
| 635 | |
| 636 | if (ADRENO_FEATURE(adreno_dev, ADRENO_HW_NAP)) { |
| 637 | _gmu_regrmw(device, A6XX_GMU_GPU_NAP_CTRL, |
| 638 | HW_NAP_ENABLE_MASK); |
| 639 | gmu->idle_level = GPU_HW_NAP; |
| 640 | } |
| 641 | |
| 642 | if (ADRENO_FEATURE(adreno_dev, ADRENO_MIN_VOLT)) { |
| 643 | _gmu_regrmw(device, A6XX_GMU_RPMH_CTRL, MIN_BW_ENABLE_MASK); |
| 644 | _gmu_regrmw(device, A6XX_GMU_RPMH_HYST_CTRL, MIN_BW_HYST); |
| 645 | gmu->idle_level = GPU_HW_MIN_VOLT; |
| 646 | } |
| 647 | |
| 648 | /* Enable RPMh GPU client */ |
| 649 | if (ADRENO_FEATURE(adreno_dev, ADRENO_RPMH)) |
| 650 | _gmu_regrmw(device, A6XX_GMU_RPMH_CTRL, RPMH_ENABLE_MASK); |
| 651 | |
| 652 | kgsl_gmu_regwrite(device, A6XX_GMU_AO_SPARE_CNTL, 1); |
| 653 | } |
| 654 | |
| 655 | /* |
| 656 | * a6xx_gmu_start() - Start GMU and wait until FW boot up. |
| 657 | * @device: Pointer to KGSL device |
| 658 | */ |
| 659 | static int a6xx_gmu_start(struct kgsl_device *device) |
| 660 | { |
| 661 | struct gmu_device *gmu = &device->gmu; |
| 662 | |
| 663 | /* Write 1 first to make sure the GMU is reset */ |
| 664 | kgsl_gmu_regwrite(device, A6XX_GMU_CM3_SYSRESET, 1); |
| 665 | |
| 666 | /* Make sure putting in reset doesn't happen after clearing */ |
| 667 | wmb(); |
| 668 | |
| 669 | /* Bring GMU out of reset */ |
| 670 | kgsl_gmu_regwrite(device, A6XX_GMU_CM3_SYSRESET, 0); |
| 671 | if (timed_poll_check(device, |
| 672 | A6XX_GMU_CM3_FW_INIT_RESULT, |
| 673 | 0xBABEFACE, |
| 674 | GMU_START_TIMEOUT, |
| 675 | 0xFFFFFFFF)) { |
| 676 | dev_err(&gmu->pdev->dev, "GMU doesn't boot\n"); |
| 677 | return -ETIMEDOUT; |
| 678 | } |
| 679 | |
| 680 | return 0; |
| 681 | } |
| 682 | |
| 683 | /* |
| 684 | * a6xx_gmu_hfi_start() - Write registers and start HFI. |
| 685 | * @device: Pointer to KGSL device |
| 686 | */ |
| 687 | static int a6xx_gmu_hfi_start(struct kgsl_device *device) |
| 688 | { |
| 689 | struct gmu_device *gmu = &device->gmu; |
| 690 | |
| 691 | kgsl_gmu_regwrite(device, A6XX_GMU_GMU2HOST_INTR_MASK, |
| 692 | (HFI_IRQ_MASK & (~HFI_IRQ_MSGQ_MASK))); |
| 693 | |
| 694 | kgsl_gmu_regwrite(device, A6XX_GMU_HFI_CTRL_INIT, 1); |
| 695 | |
| 696 | if (timed_poll_check(device, |
| 697 | A6XX_GMU_HFI_CTRL_STATUS, |
| 698 | BIT(0), |
| 699 | GMU_START_TIMEOUT, |
| 700 | BIT(0))) { |
| 701 | dev_err(&gmu->pdev->dev, "GMU HFI init failed\n"); |
| 702 | return -ETIMEDOUT; |
| 703 | } |
| 704 | |
| 705 | return 0; |
| 706 | } |
| 707 | |
| 708 | /* |
| 709 | * a6xx_oob_set() - Set OOB interrupt to GMU. |
| 710 | * @adreno_dev: Pointer to adreno device |
| 711 | * @set_mask: set_mask is a bitmask that defines a set of OOB |
| 712 | * interrupts to trigger. |
| 713 | * @check_mask: check_mask is a bitmask that provides a set of |
| 714 | * OOB ACK bits. check_mask usually matches set_mask to |
| 715 | * ensure OOBs are handled. |
| 716 | * @clear_mask: After GMU handles a OOB interrupt, GMU driver |
| 717 | * clears the interrupt. clear_mask is a bitmask defines |
| 718 | * a set of OOB interrupts to clear. |
| 719 | */ |
| 720 | static int a6xx_oob_set(struct adreno_device *adreno_dev, |
| 721 | unsigned int set_mask, unsigned int check_mask, |
| 722 | unsigned int clear_mask) |
| 723 | { |
| 724 | struct kgsl_device *device = KGSL_DEVICE(adreno_dev); |
| 725 | struct gmu_device *gmu = &device->gmu; |
| 726 | int ret = 0; |
| 727 | |
| 728 | if (!kgsl_gmu_isenabled(device)) |
| 729 | return -ENODEV; |
| 730 | |
| 731 | kgsl_gmu_regwrite(device, A6XX_GMU_HOST2GMU_INTR_SET, set_mask); |
| 732 | |
| 733 | if (timed_poll_check(device, |
| 734 | A6XX_GMU_GMU2HOST_INTR_INFO, |
| 735 | check_mask, |
| 736 | GPU_START_TIMEOUT, |
| 737 | check_mask)) { |
| 738 | ret = -ETIMEDOUT; |
| 739 | dev_err(&gmu->pdev->dev, "OOB set timed out\n"); |
| 740 | } |
| 741 | |
| 742 | kgsl_gmu_regwrite(device, A6XX_GMU_GMU2HOST_INTR_CLR, clear_mask); |
| 743 | |
| 744 | trace_kgsl_gmu_oob_set(set_mask); |
| 745 | return ret; |
| 746 | } |
| 747 | |
| 748 | /* |
| 749 | * a6xx_oob_clear() - Clear a previously set OOB request. |
| 750 | * @adreno_dev: Pointer to the adreno device that has the GMU |
| 751 | * @clear_mask: Bitmask that provides the OOB bits to clear |
| 752 | */ |
| 753 | static inline void a6xx_oob_clear(struct adreno_device *adreno_dev, |
| 754 | unsigned int clear_mask) |
| 755 | { |
| 756 | struct kgsl_device *device = KGSL_DEVICE(adreno_dev); |
| 757 | |
| 758 | if (!kgsl_gmu_isenabled(device)) |
| 759 | return; |
| 760 | |
| 761 | kgsl_gmu_regwrite(device, A6XX_GMU_HOST2GMU_INTR_SET, clear_mask); |
| 762 | trace_kgsl_gmu_oob_clear(clear_mask); |
| 763 | } |
| 764 | |
| 765 | #define SPTPRAC_POWERON_CTRL_MASK 0x00778000 |
| 766 | #define SPTPRAC_POWEROFF_CTRL_MASK 0x00778001 |
| 767 | #define SPTPRAC_POWEROFF_STATUS_MASK BIT(2) |
| 768 | #define SPTPRAC_POWERON_STATUS_MASK BIT(3) |
| 769 | #define SPTPRAC_CTRL_TIMEOUT 10 /* ms */ |
| 770 | |
| 771 | /* |
| 772 | * a6xx_sptprac_enable() - Power on SPTPRAC |
| 773 | * @adreno_dev: Pointer to Adreno device |
| 774 | */ |
| 775 | static int a6xx_sptprac_enable(struct adreno_device *adreno_dev) |
| 776 | { |
| 777 | struct kgsl_device *device = KGSL_DEVICE(adreno_dev); |
| 778 | struct gmu_device *gmu = &device->gmu; |
| 779 | |
| 780 | if (!kgsl_gmu_isenabled(device)) |
| 781 | return -EINVAL; |
| 782 | |
| 783 | kgsl_gmu_regwrite(device, A6XX_GMU_GX_SPTPRAC_POWER_CONTROL, |
| 784 | SPTPRAC_POWERON_CTRL_MASK); |
| 785 | |
| 786 | if (timed_poll_check(device, |
| 787 | A6XX_GMU_SPTPRAC_PWR_CLK_STATUS, |
| 788 | SPTPRAC_POWERON_STATUS_MASK, |
| 789 | SPTPRAC_CTRL_TIMEOUT, |
| 790 | SPTPRAC_POWERON_STATUS_MASK)) { |
| 791 | dev_err(&gmu->pdev->dev, "power on SPTPRAC fail\n"); |
| 792 | return -EINVAL; |
| 793 | } |
| 794 | |
| 795 | return 0; |
| 796 | } |
| 797 | |
| 798 | /* |
| 799 | * a6xx_sptprac_disable() - Power of SPTPRAC |
| 800 | * @adreno_dev: Pointer to Adreno device |
| 801 | */ |
| 802 | static void a6xx_sptprac_disable(struct adreno_device *adreno_dev) |
| 803 | { |
| 804 | struct kgsl_device *device = KGSL_DEVICE(adreno_dev); |
| 805 | struct gmu_device *gmu = &device->gmu; |
| 806 | |
| 807 | if (!kgsl_gmu_isenabled(device)) |
| 808 | return; |
| 809 | |
| 810 | kgsl_gmu_regwrite(device, A6XX_GMU_GX_SPTPRAC_POWER_CONTROL, |
| 811 | SPTPRAC_POWEROFF_CTRL_MASK); |
| 812 | |
| 813 | if (timed_poll_check(device, |
| 814 | A6XX_GMU_SPTPRAC_PWR_CLK_STATUS, |
| 815 | SPTPRAC_POWEROFF_STATUS_MASK, |
| 816 | SPTPRAC_CTRL_TIMEOUT, |
| 817 | SPTPRAC_POWEROFF_STATUS_MASK)) |
| 818 | dev_err(&gmu->pdev->dev, "power off SPTPRAC fail\n"); |
| 819 | } |
| 820 | |
| 821 | /* |
| 822 | * a6xx_hm_enable() - Power on HM and turn on clock |
| 823 | * @adreno_dev: Pointer to Adreno device |
| 824 | */ |
| 825 | static int a6xx_hm_enable(struct adreno_device *adreno_dev) |
| 826 | { |
| 827 | int ret; |
| 828 | struct kgsl_device *device = KGSL_DEVICE(adreno_dev); |
| 829 | struct kgsl_pwrctrl *pwr = &device->pwrctrl; |
| 830 | struct gmu_device *gmu = &device->gmu; |
| 831 | |
| 832 | if (!IS_ERR_OR_NULL(gmu->gx_gdsc)) { |
| 833 | ret = regulator_enable(gmu->gx_gdsc); |
| 834 | if (ret) { |
| 835 | dev_err(&gmu->pdev->dev, |
| 836 | "Failed to turn on GPU HM HS\n"); |
| 837 | return ret; |
| 838 | } |
| 839 | } |
| 840 | |
| 841 | ret = clk_set_rate(pwr->grp_clks[0], |
| 842 | pwr->pwrlevels[pwr->default_pwrlevel]. |
| 843 | gpu_freq); |
| 844 | if (ret) |
| 845 | return ret; |
| 846 | |
| 847 | return clk_prepare_enable(pwr->grp_clks[0]); |
| 848 | } |
| 849 | |
| 850 | /* |
| 851 | * a6xx_hm_disable() - Turn off HM clock and power off |
| 852 | * @adreno_dev: Pointer to Adreno device |
| 853 | */ |
| 854 | static int a6xx_hm_disable(struct adreno_device *adreno_dev) |
| 855 | { |
| 856 | struct kgsl_device *device = KGSL_DEVICE(adreno_dev); |
| 857 | struct kgsl_pwrctrl *pwr = &device->pwrctrl; |
| 858 | struct gmu_device *gmu = &device->gmu; |
| 859 | |
| 860 | clk_disable_unprepare(pwr->grp_clks[0]); |
| 861 | |
| 862 | clk_set_rate(pwr->grp_clks[0], |
| 863 | pwr->pwrlevels[pwr->num_pwrlevels - 1]. |
| 864 | gpu_freq); |
| 865 | |
| 866 | if (IS_ERR_OR_NULL(gmu->gx_gdsc)) |
| 867 | return 0; |
| 868 | |
| 869 | return regulator_disable(gmu->gx_gdsc); |
| 870 | } |
| 871 | |
| 872 | /* |
| 873 | * a6xx_gfx_rail_on() - request GMU to power GPU at given OPP. |
| 874 | * @device: Pointer to KGSL device |
| 875 | * |
| 876 | */ |
| 877 | static int a6xx_gfx_rail_on(struct kgsl_device *device) |
| 878 | { |
| 879 | struct adreno_device *adreno_dev = ADRENO_DEVICE(device); |
| 880 | struct kgsl_pwrctrl *pwr = &device->pwrctrl; |
| 881 | struct gmu_device *gmu = &device->gmu; |
| 882 | struct arc_vote_desc *default_opp; |
| 883 | unsigned int perf_idx; |
| 884 | int ret; |
| 885 | |
| 886 | perf_idx = pwr->num_pwrlevels - pwr->default_pwrlevel - 1; |
| 887 | default_opp = &gmu->rpmh_votes.gx_votes[perf_idx]; |
| 888 | |
| 889 | kgsl_gmu_regwrite(device, A6XX_GMU_BOOT_SLUMBER_OPTION, |
| 890 | OOB_BOOT_OPTION); |
| 891 | kgsl_gmu_regwrite(device, A6XX_GMU_GX_VOTE_IDX, default_opp->pri_idx); |
| 892 | kgsl_gmu_regwrite(device, A6XX_GMU_MX_VOTE_IDX, default_opp->sec_idx); |
| 893 | |
| 894 | ret = a6xx_oob_set(adreno_dev, OOB_BOOT_SLUMBER_SET_MASK, |
| 895 | OOB_BOOT_SLUMBER_CHECK_MASK, |
| 896 | OOB_BOOT_SLUMBER_CLEAR_MASK); |
| 897 | |
| 898 | if (ret) |
| 899 | dev_err(&gmu->pdev->dev, "OOB set after GMU booted timed out\n"); |
Shrenuj Bansal | acf1ef4 | 2016-06-01 11:11:27 -0700 | [diff] [blame] | 900 | |
| 901 | return ret; |
| 902 | } |
| 903 | |
Kyle Piefer | b1027b0 | 2017-02-10 13:58:58 -0800 | [diff] [blame] | 904 | #define GMU_POWER_STATE_SLUMBER 15 |
| 905 | |
| 906 | /* |
| 907 | * a6xx_notify_slumber() - initiate request to GMU to prepare to slumber |
| 908 | * @device: Pointer to KGSL device |
| 909 | */ |
| 910 | static int a6xx_notify_slumber(struct kgsl_device *device) |
Shrenuj Bansal | acf1ef4 | 2016-06-01 11:11:27 -0700 | [diff] [blame] | 911 | { |
Kyle Piefer | b1027b0 | 2017-02-10 13:58:58 -0800 | [diff] [blame] | 912 | struct adreno_device *adreno_dev = ADRENO_DEVICE(device); |
| 913 | struct kgsl_pwrctrl *pwr = &device->pwrctrl; |
| 914 | struct gmu_device *gmu = &device->gmu; |
| 915 | int bus_level = pwr->pwrlevels[pwr->default_pwrlevel].bus_freq; |
| 916 | int perf_idx = gmu->num_gpupwrlevels - pwr->default_pwrlevel - 1; |
| 917 | int ret, state; |
Shrenuj Bansal | acf1ef4 | 2016-06-01 11:11:27 -0700 | [diff] [blame] | 918 | |
Kyle Piefer | b1027b0 | 2017-02-10 13:58:58 -0800 | [diff] [blame] | 919 | if (!ADRENO_QUIRK(adreno_dev, ADRENO_QUIRK_HFI_USE_REG)) { |
| 920 | ret = hfi_notify_slumber(gmu, perf_idx, bus_level); |
| 921 | return ret; |
| 922 | } |
Shrenuj Bansal | acf1ef4 | 2016-06-01 11:11:27 -0700 | [diff] [blame] | 923 | |
Kyle Piefer | b1027b0 | 2017-02-10 13:58:58 -0800 | [diff] [blame] | 924 | kgsl_gmu_regwrite(device, A6XX_GMU_BOOT_SLUMBER_OPTION, |
| 925 | OOB_SLUMBER_OPTION); |
| 926 | kgsl_gmu_regwrite(device, A6XX_GMU_GX_VOTE_IDX, bus_level); |
| 927 | kgsl_gmu_regwrite(device, A6XX_GMU_MX_VOTE_IDX, perf_idx); |
| 928 | |
| 929 | ret = a6xx_oob_set(adreno_dev, OOB_BOOT_SLUMBER_SET_MASK, |
| 930 | OOB_BOOT_SLUMBER_CHECK_MASK, |
| 931 | OOB_BOOT_SLUMBER_CLEAR_MASK); |
| 932 | a6xx_oob_clear(adreno_dev, OOB_BOOT_SLUMBER_CLEAR_MASK); |
| 933 | |
| 934 | if (ret) |
| 935 | dev_err(&gmu->pdev->dev, "OOB set for slumber timed out\n"); |
| 936 | else { |
| 937 | kgsl_gmu_regread(device, A6XX_GMU_RPMH_POWER_STATE, &state); |
| 938 | if (state != GMU_POWER_STATE_SLUMBER) { |
| 939 | dev_err(&gmu->pdev->dev, |
| 940 | "Failed to prepare for slumber\n"); |
| 941 | ret = -EINVAL; |
| 942 | } |
| 943 | } |
| 944 | |
| 945 | return ret; |
| 946 | } |
| 947 | |
| 948 | static int a6xx_rpmh_power_on_gpu(struct kgsl_device *device) |
| 949 | { |
| 950 | struct gmu_device *gmu = &device->gmu; |
| 951 | struct device *dev = &gmu->pdev->dev; |
| 952 | int ret; |
| 953 | |
| 954 | if (device->state != KGSL_STATE_INIT && |
| 955 | device->state != KGSL_STATE_SUSPEND) { |
| 956 | /* RSC wake sequence */ |
| 957 | kgsl_gmu_regwrite(device, A6XX_GMU_RSCC_CONTROL_REQ, BIT(1)); |
| 958 | |
| 959 | /* Write request before polling */ |
| 960 | wmb(); |
| 961 | |
| 962 | if (timed_poll_check(device, |
| 963 | A6XX_GMU_RSCC_CONTROL_ACK, |
| 964 | BIT(1), |
| 965 | GPU_START_TIMEOUT, |
| 966 | BIT(1))) { |
| 967 | dev_err(dev, "Failed to do GPU RSC power on\n"); |
| 968 | return -EINVAL; |
| 969 | } |
| 970 | |
| 971 | if (timed_poll_check(device, |
| 972 | A6XX_RSCC_SEQ_BUSY_DRV0, |
| 973 | 0, |
| 974 | GPU_START_TIMEOUT, |
| 975 | 0xFFFFFFFF)) |
| 976 | goto error_rsc; |
| 977 | |
| 978 | /* If GMU does not control HM we must */ |
| 979 | if (gmu->idle_level < GPU_HW_IFPC) { |
| 980 | ret = a6xx_hm_enable(ADRENO_DEVICE(device)); |
| 981 | if (ret) { |
| 982 | dev_err(dev, "Failed to power on GPU HM\n"); |
| 983 | return ret; |
| 984 | } |
| 985 | } |
| 986 | |
| 987 | /* If GMU does not control SPTP we must */ |
| 988 | if (gmu->idle_level < GPU_HW_SPTP_PC) { |
| 989 | ret = a6xx_sptprac_enable(ADRENO_DEVICE(device)); |
| 990 | if (ret) { |
| 991 | a6xx_hm_disable(ADRENO_DEVICE(device)); |
| 992 | return ret; |
| 993 | } |
| 994 | } |
| 995 | } |
| 996 | |
| 997 | return 0; |
| 998 | |
| 999 | error_rsc: |
| 1000 | dev_err(dev, "GPU RSC sequence stuck in waking up GPU\n"); |
| 1001 | return -EINVAL; |
| 1002 | } |
| 1003 | |
| 1004 | static int a6xx_rpmh_power_off_gpu(struct kgsl_device *device) |
| 1005 | { |
| 1006 | struct gmu_device *gmu = &device->gmu; |
| 1007 | struct device *dev = &gmu->pdev->dev; |
| 1008 | int val, ret; |
| 1009 | |
| 1010 | /* If GMU does not control SPTP we must */ |
| 1011 | if (gmu->idle_level < GPU_HW_SPTP_PC) |
| 1012 | a6xx_sptprac_disable(ADRENO_DEVICE(device)); |
| 1013 | |
| 1014 | /* If GMU does not control HM we must */ |
| 1015 | if (gmu->idle_level < GPU_HW_IFPC) { |
| 1016 | ret = a6xx_hm_disable(ADRENO_DEVICE(device)); |
| 1017 | if (ret) |
| 1018 | dev_err(dev, "Failed to power off GPU HM\n"); |
| 1019 | } |
| 1020 | |
| 1021 | /* RSC sleep sequence */ |
| 1022 | _regwrite(gmu->pdc_reg_virt, PDC_GPU_TIMESTAMP_UNIT1_EN_DRV0, 1); |
| 1023 | kgsl_gmu_regwrite(device, A6XX_GMU_RSCC_CONTROL_REQ, 1); |
Shrenuj Bansal | acf1ef4 | 2016-06-01 11:11:27 -0700 | [diff] [blame] | 1024 | wmb(); |
| 1025 | |
Kyle Piefer | b1027b0 | 2017-02-10 13:58:58 -0800 | [diff] [blame] | 1026 | if (timed_poll_check(device, |
| 1027 | A6XX_RSCC_TIMESTAMP_UNIT1_OUTPUT_DRV0, |
| 1028 | BIT(0), |
| 1029 | GPU_START_TIMEOUT, |
| 1030 | BIT(0))) { |
| 1031 | dev_err(&gmu->pdev->dev, "GPU RSC power off fail\n"); |
| 1032 | return -EINVAL; |
| 1033 | } |
| 1034 | |
| 1035 | /* Read to clear the timestamp */ |
| 1036 | kgsl_gmu_regread(device, A6XX_RSCC_TIMESTAMP_UNIT0_TIMESTAMP_L_DRV0, |
| 1037 | &val); |
| 1038 | kgsl_gmu_regread(device, A6XX_RSCC_TIMESTAMP_UNIT0_TIMESTAMP_H_DRV0, |
| 1039 | &val); |
| 1040 | |
| 1041 | kgsl_gmu_regwrite(device, A6XX_GMU_AO_SPARE_CNTL, 0); |
| 1042 | |
| 1043 | /* FIXME: v2 has different procedure to trigger sequence */ |
| 1044 | |
| 1045 | return 0; |
| 1046 | } |
| 1047 | |
| 1048 | /* |
| 1049 | * a6xx_gmu_fw_start() - set up GMU and start FW |
| 1050 | * @device: Pointer to KGSL device |
| 1051 | * @boot_state: State of the GMU being started |
| 1052 | */ |
| 1053 | static int a6xx_gmu_fw_start(struct kgsl_device *device, |
| 1054 | unsigned int boot_state) |
| 1055 | { |
| 1056 | struct adreno_device *adreno_dev = ADRENO_DEVICE(device); |
| 1057 | struct gmu_device *gmu = &device->gmu; |
| 1058 | struct gmu_memdesc *mem_addr = gmu->hfi_mem; |
| 1059 | struct device *dev = &gmu->pdev->dev; |
| 1060 | int ret, i; |
| 1061 | |
| 1062 | a6xx_gmu_power_config(device); |
| 1063 | |
| 1064 | /* If GMU does not control HM then we must */ |
| 1065 | if (gmu->idle_level < GPU_HW_IFPC) { |
| 1066 | ret = a6xx_hm_enable(adreno_dev); |
| 1067 | if (ret) { |
| 1068 | dev_err(dev, "Failed to power on GPU HM\n"); |
| 1069 | return ret; |
| 1070 | } |
| 1071 | } |
| 1072 | |
| 1073 | /* If GMU does not control SPTP then we must */ |
| 1074 | if (gmu->idle_level < GPU_HW_SPTP_PC) { |
| 1075 | ret = a6xx_sptprac_enable(adreno_dev); |
| 1076 | if (ret) { |
| 1077 | a6xx_hm_disable(adreno_dev); |
| 1078 | return ret; |
| 1079 | } |
| 1080 | } |
| 1081 | |
| 1082 | if (boot_state == GMU_COLD_BOOT || boot_state == GMU_RESET) { |
| 1083 | /* Turn on TCM retention */ |
| 1084 | kgsl_gmu_regwrite(device, A6XX_GMU_GENERAL_7, 1); |
| 1085 | |
| 1086 | if (!test_and_set_bit(GMU_BOOT_INIT_DONE, &gmu->flags)) |
| 1087 | _load_gmu_rpmh_ucode(device); |
| 1088 | |
| 1089 | if (gmu->load_mode == TCM_BOOT) { |
| 1090 | /* Load GMU image via AHB bus */ |
| 1091 | for (i = 0; i < MAX_GMUFW_SIZE; i++) |
| 1092 | kgsl_gmu_regwrite(device, |
| 1093 | A6XX_GMU_CM3_ITCM_START + i, |
| 1094 | *((uint32_t *) gmu->fw_image. |
| 1095 | hostptr + i)); |
| 1096 | |
| 1097 | /* Prevent leaving reset before the FW is written */ |
| 1098 | wmb(); |
| 1099 | } else { |
| 1100 | dev_err(&gmu->pdev->dev, "Incorrect GMU load mode %d\n", |
| 1101 | gmu->load_mode); |
| 1102 | return -EINVAL; |
| 1103 | } |
| 1104 | } else { |
| 1105 | ret = a6xx_rpmh_power_on_gpu(device); |
| 1106 | if (ret) |
| 1107 | return ret; |
| 1108 | } |
| 1109 | |
| 1110 | /* Clear init result to make sure we are getting fresh value */ |
| 1111 | kgsl_gmu_regwrite(device, A6XX_GMU_CM3_FW_INIT_RESULT, 0); |
| 1112 | kgsl_gmu_regwrite(device, A6XX_GMU_CM3_BOOT_CONFIG, gmu->load_mode); |
| 1113 | |
| 1114 | kgsl_gmu_regwrite(device, A6XX_GMU_HFI_QTBL_ADDR, |
| 1115 | mem_addr->gmuaddr); |
| 1116 | kgsl_gmu_regwrite(device, A6XX_GMU_HFI_QTBL_INFO, 1); |
| 1117 | |
| 1118 | kgsl_gmu_regwrite(device, A6XX_GMU_AHB_FENCE_RANGE_0, |
| 1119 | FENCE_RANGE_MASK); |
| 1120 | |
| 1121 | ret = a6xx_gmu_start(device); |
| 1122 | if (ret) |
| 1123 | return ret; |
| 1124 | |
| 1125 | if (ADRENO_QUIRK(adreno_dev, ADRENO_QUIRK_HFI_USE_REG) |
| 1126 | && boot_state == GMU_COLD_BOOT) { |
| 1127 | ret = a6xx_gfx_rail_on(device); |
| 1128 | if (ret) { |
| 1129 | a6xx_oob_clear(adreno_dev, |
| 1130 | OOB_BOOT_SLUMBER_CLEAR_MASK); |
| 1131 | return ret; |
| 1132 | } |
| 1133 | } |
| 1134 | |
| 1135 | ret = a6xx_gmu_hfi_start(device); |
| 1136 | if (ret) |
| 1137 | return ret; |
| 1138 | |
| 1139 | /* Make sure the write to start HFI happens before sending a message */ |
| 1140 | wmb(); |
| 1141 | return ret; |
| 1142 | } |
| 1143 | |
| 1144 | /* |
| 1145 | * a6xx_gmu_dcvs_nohfi() - request GMU to do DCVS without using HFI |
| 1146 | * @device: Pointer to KGSL device |
| 1147 | * @perf_idx: Index into GPU performance level table defined in |
| 1148 | * HFI DCVS table message |
| 1149 | * @bw_idx: Index into GPU b/w table defined in HFI b/w table message |
| 1150 | * |
| 1151 | */ |
| 1152 | static int a6xx_gmu_dcvs_nohfi(struct kgsl_device *device, |
| 1153 | unsigned int perf_idx, unsigned int bw_idx) |
| 1154 | { |
| 1155 | struct hfi_dcvs_cmd dcvs_cmd = { |
| 1156 | .ack_type = ACK_BLOCK, |
| 1157 | .freq = { |
| 1158 | .perf_idx = perf_idx, |
| 1159 | .clkset_opt = OPTION_AT_LEAST, |
| 1160 | }, |
| 1161 | .bw = { |
| 1162 | .bw_idx = bw_idx, |
| 1163 | }, |
| 1164 | }; |
| 1165 | struct adreno_device *adreno_dev = ADRENO_DEVICE(device); |
| 1166 | struct gmu_device *gmu = &device->gmu; |
| 1167 | union gpu_perf_vote vote; |
| 1168 | int ret; |
| 1169 | |
| 1170 | if (device->state == KGSL_STATE_INIT || |
| 1171 | device->state == KGSL_STATE_SUSPEND) |
| 1172 | dcvs_cmd.ack_type = ACK_NONBLOCK; |
| 1173 | |
| 1174 | kgsl_gmu_regwrite(device, A6XX_GMU_DCVS_ACK_OPTION, dcvs_cmd.ack_type); |
| 1175 | |
| 1176 | vote.fvote = dcvs_cmd.freq; |
| 1177 | kgsl_gmu_regwrite(device, A6XX_GMU_DCVS_PERF_SETTING, vote.raw); |
| 1178 | |
| 1179 | vote.bvote = dcvs_cmd.bw; |
| 1180 | kgsl_gmu_regwrite(device, A6XX_GMU_DCVS_BW_SETTING, vote.raw); |
| 1181 | |
| 1182 | ret = a6xx_oob_set(adreno_dev, OOB_DCVS_SET_MASK, OOB_DCVS_CHECK_MASK, |
| 1183 | OOB_DCVS_CLEAR_MASK); |
| 1184 | |
| 1185 | if (ret) { |
| 1186 | dev_err(&gmu->pdev->dev, "OOB set after GMU booted timed out\n"); |
| 1187 | goto done; |
| 1188 | } |
| 1189 | |
| 1190 | kgsl_gmu_regread(device, A6XX_GMU_DCVS_RETURN, &ret); |
| 1191 | if (ret) |
| 1192 | dev_err(&gmu->pdev->dev, "OOB DCVS error %d\n", ret); |
| 1193 | |
| 1194 | done: |
| 1195 | a6xx_oob_clear(adreno_dev, OOB_DCVS_CLEAR_MASK); |
| 1196 | |
| 1197 | return ret; |
| 1198 | } |
| 1199 | |
| 1200 | /* |
| 1201 | * a6xx_rpmh_gpu_pwrctrl() - GPU power control via RPMh/GMU interface |
| 1202 | * @adreno_dev: Pointer to adreno device |
| 1203 | * @mode: requested power mode |
| 1204 | * @arg1: first argument for mode control |
| 1205 | * @arg2: second argument for mode control |
| 1206 | */ |
| 1207 | static int a6xx_rpmh_gpu_pwrctrl(struct adreno_device *adreno_dev, |
| 1208 | unsigned int mode, unsigned int arg1, unsigned int arg2) |
| 1209 | { |
| 1210 | struct kgsl_device *device = KGSL_DEVICE(adreno_dev); |
| 1211 | struct gmu_device *gmu = &device->gmu; |
| 1212 | int ret; |
| 1213 | |
| 1214 | switch (mode) { |
| 1215 | case GMU_FW_START: |
| 1216 | ret = a6xx_gmu_fw_start(device, arg1); |
| 1217 | break; |
| 1218 | case GMU_FW_STOP: |
| 1219 | ret = a6xx_rpmh_power_off_gpu(device); |
| 1220 | break; |
| 1221 | case GMU_DCVS_NOHFI: |
| 1222 | ret = a6xx_gmu_dcvs_nohfi(device, arg1, arg2); |
| 1223 | break; |
| 1224 | case GMU_NOTIFY_SLUMBER: |
| 1225 | ret = a6xx_notify_slumber(device); |
| 1226 | break; |
| 1227 | default: |
| 1228 | dev_err(&gmu->pdev->dev, |
| 1229 | "unsupported GMU power ctrl mode:%d\n", mode); |
| 1230 | ret = -EINVAL; |
| 1231 | break; |
| 1232 | } |
| 1233 | |
| 1234 | return ret; |
| 1235 | } |
| 1236 | |
| 1237 | static bool a6xx_gmu_isidle(struct adreno_device *adreno_dev) |
| 1238 | { |
| 1239 | struct kgsl_device *device = KGSL_DEVICE(adreno_dev); |
| 1240 | struct gmu_device *gmu = &device->gmu; |
| 1241 | unsigned int value; |
| 1242 | |
| 1243 | /* Check if GMU on */ |
| 1244 | if (!(gmu->flags & GMU_CLK_ON)) |
| 1245 | return true; |
| 1246 | |
| 1247 | /* Ensure GPU is in its lowest power state */ |
| 1248 | kgsl_gmu_regread(device, A6XX_GMU_RPMH_POWER_STATE, &value); |
| 1249 | |
| 1250 | if (value < gmu->idle_level) |
| 1251 | return false; |
| 1252 | |
| 1253 | /* Ensure GPU and GMU are both idle */ |
| 1254 | kgsl_gmu_regread(device->reg_virt, A6XX_GMU_GPU_CX_BUSY_STATUS, |
| 1255 | &value); |
| 1256 | if ((value & SLUMBER_CHECK_MASK) != SLUMBER_CHECK_MASK) |
| 1257 | return false; |
| 1258 | |
| 1259 | return true; |
| 1260 | } |
| 1261 | |
| 1262 | /* |
| 1263 | * _load_gmu_firmware() - Load the ucode into the GPMU RAM & PDC/RSC |
| 1264 | * @device: Pointer to KGSL device |
| 1265 | */ |
| 1266 | static int _load_gmu_firmware(struct kgsl_device *device) |
| 1267 | { |
| 1268 | const struct firmware *fw = NULL; |
| 1269 | const struct adreno_device *adreno_dev = ADRENO_DEVICE(device); |
| 1270 | struct gmu_device *gmu = &device->gmu; |
| 1271 | const struct adreno_gpu_core *gpucore = adreno_dev->gpucore; |
| 1272 | int image_size, ret = -EINVAL; |
| 1273 | |
| 1274 | /* there is no GMU */ |
| 1275 | if (!kgsl_gmu_isenabled(device)) |
| 1276 | return 0; |
| 1277 | |
| 1278 | /* GMU fw already saved and verified so do nothing new */ |
| 1279 | if (gmu->fw_image.hostptr != 0) |
| 1280 | return 0; |
| 1281 | |
| 1282 | if (gpucore->gpmufw_name == NULL) |
| 1283 | return -EINVAL; |
| 1284 | |
| 1285 | ret = request_firmware(&fw, gpucore->gpmufw_name, device->dev); |
| 1286 | if (ret || fw == NULL) { |
| 1287 | KGSL_CORE_ERR("request_firmware (%s) failed: %d\n", |
| 1288 | gpucore->gpmufw_name, ret); |
| 1289 | return ret; |
| 1290 | } |
| 1291 | |
| 1292 | image_size = PAGE_ALIGN(fw->size); |
| 1293 | |
| 1294 | ret = allocate_gmu_image(gmu, image_size); |
| 1295 | |
| 1296 | /* load into shared memory with GMU */ |
| 1297 | if (!ret) |
| 1298 | memcpy(gmu->fw_image.hostptr, fw->data, fw->size); |
| 1299 | |
| 1300 | release_firmware(fw); |
| 1301 | |
| 1302 | return ret; |
Shrenuj Bansal | acf1ef4 | 2016-06-01 11:11:27 -0700 | [diff] [blame] | 1303 | } |
| 1304 | |
| 1305 | /* |
| 1306 | * a6xx_microcode_read() - Read microcode |
| 1307 | * @adreno_dev: Pointer to adreno device |
| 1308 | */ |
| 1309 | static int a6xx_microcode_read(struct adreno_device *adreno_dev) |
| 1310 | { |
| 1311 | return _load_firmware(KGSL_DEVICE(adreno_dev), |
| 1312 | adreno_dev->gpucore->sqefw_name, |
| 1313 | ADRENO_FW(adreno_dev, ADRENO_FW_SQE)); |
| 1314 | } |
| 1315 | |
| 1316 | static void a6xx_cp_hw_err_callback(struct adreno_device *adreno_dev, int bit) |
| 1317 | { |
| 1318 | struct kgsl_device *device = KGSL_DEVICE(adreno_dev); |
| 1319 | unsigned int status1, status2; |
| 1320 | |
| 1321 | kgsl_regread(device, A6XX_CP_INTERRUPT_STATUS, &status1); |
| 1322 | |
Shrenuj Bansal | a602c02 | 2017-03-08 10:40:34 -0800 | [diff] [blame] | 1323 | if (status1 & BIT(A6XX_CP_OPCODE_ERROR)) { |
| 1324 | unsigned int opcode; |
| 1325 | |
| 1326 | kgsl_regwrite(device, A6XX_CP_SQE_STAT_ADDR, 1); |
| 1327 | kgsl_regread(device, A6XX_CP_SQE_STAT_DATA, &opcode); |
| 1328 | KGSL_DRV_CRIT_RATELIMIT(device, |
Kyle Piefer | 2ce0616 | 2017-03-15 11:29:08 -0700 | [diff] [blame^] | 1329 | "CP opcode error interrupt | opcode=0x%8.8x\n", |
| 1330 | opcode); |
Shrenuj Bansal | a602c02 | 2017-03-08 10:40:34 -0800 | [diff] [blame] | 1331 | } |
Shrenuj Bansal | acf1ef4 | 2016-06-01 11:11:27 -0700 | [diff] [blame] | 1332 | if (status1 & BIT(A6XX_CP_UCODE_ERROR)) |
| 1333 | KGSL_DRV_CRIT_RATELIMIT(device, "CP ucode error interrupt\n"); |
| 1334 | if (status1 & BIT(A6XX_CP_HW_FAULT_ERROR)) { |
| 1335 | kgsl_regread(device, A6XX_CP_HW_FAULT, &status2); |
| 1336 | KGSL_DRV_CRIT_RATELIMIT(device, |
| 1337 | "CP | Ringbuffer HW fault | status=%x\n", |
| 1338 | status2); |
| 1339 | } |
| 1340 | if (status1 & BIT(A6XX_CP_REGISTER_PROTECTION_ERROR)) { |
| 1341 | kgsl_regread(device, A6XX_CP_PROTECT_STATUS, &status2); |
| 1342 | KGSL_DRV_CRIT_RATELIMIT(device, |
| 1343 | "CP | Protected mode error | %s | addr=%x | status=%x\n", |
| 1344 | status2 & (1 << 20) ? "READ" : "WRITE", |
Lynus Vaz | dc80734 | 2017-02-20 18:23:25 +0530 | [diff] [blame] | 1345 | status2 & 0x3FFFF, status2); |
Shrenuj Bansal | acf1ef4 | 2016-06-01 11:11:27 -0700 | [diff] [blame] | 1346 | } |
| 1347 | if (status1 & BIT(A6XX_CP_AHB_ERROR)) |
| 1348 | KGSL_DRV_CRIT_RATELIMIT(device, |
| 1349 | "CP AHB error interrupt\n"); |
| 1350 | if (status1 & BIT(A6XX_CP_VSD_PARITY_ERROR)) |
| 1351 | KGSL_DRV_CRIT_RATELIMIT(device, |
| 1352 | "CP VSD decoder parity error\n"); |
| 1353 | if (status1 & BIT(A6XX_CP_ILLEGAL_INSTR_ERROR)) |
| 1354 | KGSL_DRV_CRIT_RATELIMIT(device, |
| 1355 | "CP Illegal instruction error\n"); |
| 1356 | |
| 1357 | } |
| 1358 | |
| 1359 | static void a6xx_err_callback(struct adreno_device *adreno_dev, int bit) |
| 1360 | { |
| 1361 | struct kgsl_device *device = KGSL_DEVICE(adreno_dev); |
| 1362 | |
| 1363 | switch (bit) { |
| 1364 | case A6XX_INT_CP_AHB_ERROR: |
| 1365 | KGSL_DRV_CRIT_RATELIMIT(device, "CP: AHB bus error\n"); |
| 1366 | break; |
| 1367 | case A6XX_INT_ATB_ASYNCFIFO_OVERFLOW: |
| 1368 | KGSL_DRV_CRIT_RATELIMIT(device, "RBBM: ATB ASYNC overflow\n"); |
| 1369 | break; |
| 1370 | case A6XX_INT_RBBM_ATB_BUS_OVERFLOW: |
| 1371 | KGSL_DRV_CRIT_RATELIMIT(device, "RBBM: ATB bus overflow\n"); |
| 1372 | break; |
| 1373 | case A6XX_INT_UCHE_OOB_ACCESS: |
| 1374 | KGSL_DRV_CRIT_RATELIMIT(device, "UCHE: Out of bounds access\n"); |
| 1375 | break; |
| 1376 | case A6XX_INT_UCHE_TRAP_INTR: |
| 1377 | KGSL_DRV_CRIT_RATELIMIT(device, "UCHE: Trap interrupt\n"); |
| 1378 | break; |
| 1379 | default: |
| 1380 | KGSL_DRV_CRIT_RATELIMIT(device, "Unknown interrupt %d\n", bit); |
| 1381 | } |
| 1382 | } |
| 1383 | |
Sushmita Susheelendra | 7f66cf7 | 2016-09-12 11:04:43 -0600 | [diff] [blame] | 1384 | /* GPU System Cache control registers */ |
| 1385 | #define A6XX_GPU_CX_MISC_SYSTEM_CACHE_CNTL_0 0x4 |
| 1386 | #define A6XX_GPU_CX_MISC_SYSTEM_CACHE_CNTL_1 0x8 |
| 1387 | |
| 1388 | static inline void _reg_rmw(void __iomem *regaddr, |
| 1389 | unsigned int mask, unsigned int bits) |
| 1390 | { |
| 1391 | unsigned int val = 0; |
| 1392 | |
| 1393 | val = __raw_readl(regaddr); |
| 1394 | /* Make sure the above read completes before we proceed */ |
| 1395 | rmb(); |
| 1396 | val &= ~mask; |
| 1397 | __raw_writel(val | bits, regaddr); |
| 1398 | /* Make sure the above write posts before we proceed*/ |
| 1399 | wmb(); |
| 1400 | } |
| 1401 | |
| 1402 | |
| 1403 | /* |
| 1404 | * a6xx_llc_configure_gpu_scid() - Program the sub-cache ID for all GPU blocks |
| 1405 | * @adreno_dev: The adreno device pointer |
| 1406 | */ |
| 1407 | static void a6xx_llc_configure_gpu_scid(struct adreno_device *adreno_dev) |
| 1408 | { |
| 1409 | uint32_t gpu_scid; |
| 1410 | uint32_t gpu_cntl1_val = 0; |
| 1411 | int i; |
| 1412 | void __iomem *gpu_cx_reg; |
| 1413 | |
| 1414 | gpu_scid = adreno_llc_get_scid(adreno_dev->gpu_llc_slice); |
| 1415 | for (i = 0; i < A6XX_LLC_NUM_GPU_SCIDS; i++) |
| 1416 | gpu_cntl1_val = (gpu_cntl1_val << A6XX_GPU_LLC_SCID_NUM_BITS) |
| 1417 | | gpu_scid; |
| 1418 | |
| 1419 | gpu_cx_reg = ioremap(A6XX_GPU_CX_REG_BASE, A6XX_GPU_CX_REG_SIZE); |
| 1420 | _reg_rmw(gpu_cx_reg + A6XX_GPU_CX_MISC_SYSTEM_CACHE_CNTL_1, |
| 1421 | A6XX_GPU_LLC_SCID_MASK, gpu_cntl1_val); |
| 1422 | iounmap(gpu_cx_reg); |
| 1423 | } |
| 1424 | |
| 1425 | /* |
Sushmita Susheelendra | 906564d | 2017-01-10 15:53:55 -0700 | [diff] [blame] | 1426 | * a6xx_llc_configure_gpuhtw_scid() - Program the SCID for GPU pagetables |
| 1427 | * @adreno_dev: The adreno device pointer |
| 1428 | */ |
| 1429 | static void a6xx_llc_configure_gpuhtw_scid(struct adreno_device *adreno_dev) |
| 1430 | { |
| 1431 | uint32_t gpuhtw_scid; |
| 1432 | void __iomem *gpu_cx_reg; |
| 1433 | |
| 1434 | gpuhtw_scid = adreno_llc_get_scid(adreno_dev->gpuhtw_llc_slice); |
| 1435 | |
| 1436 | gpu_cx_reg = ioremap(A6XX_GPU_CX_REG_BASE, A6XX_GPU_CX_REG_SIZE); |
| 1437 | extregrmw(gpu_cx_reg + A6XX_GPU_CX_MISC_SYSTEM_CACHE_CNTL_1, |
| 1438 | A6XX_GPUHTW_LLC_SCID_MASK, |
| 1439 | gpuhtw_scid << A6XX_GPUHTW_LLC_SCID_SHIFT); |
| 1440 | iounmap(gpu_cx_reg); |
| 1441 | } |
| 1442 | |
| 1443 | /* |
Sushmita Susheelendra | 7f66cf7 | 2016-09-12 11:04:43 -0600 | [diff] [blame] | 1444 | * a6xx_llc_enable_overrides() - Override the page attributes |
| 1445 | * @adreno_dev: The adreno device pointer |
| 1446 | */ |
| 1447 | static void a6xx_llc_enable_overrides(struct adreno_device *adreno_dev) |
| 1448 | { |
| 1449 | void __iomem *gpu_cx_reg; |
| 1450 | |
| 1451 | /* |
| 1452 | * 0x3: readnoallocoverrideen=0 |
| 1453 | * read-no-alloc=0 - Allocate lines on read miss |
| 1454 | * writenoallocoverrideen=1 |
| 1455 | * write-no-alloc=1 - Do not allocates lines on write miss |
| 1456 | */ |
| 1457 | gpu_cx_reg = ioremap(A6XX_GPU_CX_REG_BASE, A6XX_GPU_CX_REG_SIZE); |
| 1458 | __raw_writel(0x3, gpu_cx_reg + A6XX_GPU_CX_MISC_SYSTEM_CACHE_CNTL_0); |
| 1459 | /* Make sure the above write posts before we proceed*/ |
| 1460 | wmb(); |
| 1461 | iounmap(gpu_cx_reg); |
| 1462 | } |
| 1463 | |
Shrenuj Bansal | acf1ef4 | 2016-06-01 11:11:27 -0700 | [diff] [blame] | 1464 | #define A6XX_INT_MASK \ |
Kyle Piefer | b1027b0 | 2017-02-10 13:58:58 -0800 | [diff] [blame] | 1465 | ((1 << A6XX_INT_CP_AHB_ERROR) | \ |
Shrenuj Bansal | acf1ef4 | 2016-06-01 11:11:27 -0700 | [diff] [blame] | 1466 | (1 << A6XX_INT_ATB_ASYNCFIFO_OVERFLOW) | \ |
Kyle Piefer | b1027b0 | 2017-02-10 13:58:58 -0800 | [diff] [blame] | 1467 | (1 << A6XX_INT_RBBM_GPC_ERROR) | \ |
| 1468 | (1 << A6XX_INT_CP_SW) | \ |
| 1469 | (1 << A6XX_INT_CP_HW_ERROR) | \ |
| 1470 | (1 << A6XX_INT_CP_IB2) | \ |
| 1471 | (1 << A6XX_INT_CP_IB1) | \ |
| 1472 | (1 << A6XX_INT_CP_RB) | \ |
| 1473 | (1 << A6XX_INT_CP_CACHE_FLUSH_TS) | \ |
Shrenuj Bansal | acf1ef4 | 2016-06-01 11:11:27 -0700 | [diff] [blame] | 1474 | (1 << A6XX_INT_RBBM_ATB_BUS_OVERFLOW) | \ |
Kyle Piefer | b1027b0 | 2017-02-10 13:58:58 -0800 | [diff] [blame] | 1475 | (1 << A6XX_INT_RBBM_HANG_DETECT) | \ |
| 1476 | (1 << A6XX_INT_UCHE_OOB_ACCESS) | \ |
Shrenuj Bansal | acf1ef4 | 2016-06-01 11:11:27 -0700 | [diff] [blame] | 1477 | (1 << A6XX_INT_UCHE_TRAP_INTR)) |
| 1478 | |
| 1479 | static struct adreno_irq_funcs a6xx_irq_funcs[32] = { |
| 1480 | ADRENO_IRQ_CALLBACK(NULL), /* 0 - RBBM_GPU_IDLE */ |
| 1481 | ADRENO_IRQ_CALLBACK(a6xx_err_callback), /* 1 - RBBM_AHB_ERROR */ |
| 1482 | ADRENO_IRQ_CALLBACK(NULL), /* 2 - UNUSED */ |
| 1483 | ADRENO_IRQ_CALLBACK(NULL), /* 3 - UNUSED */ |
| 1484 | ADRENO_IRQ_CALLBACK(NULL), /* 4 - UNUSED */ |
| 1485 | ADRENO_IRQ_CALLBACK(NULL), /* 5 - UNUSED */ |
| 1486 | /* 6 - RBBM_ATB_ASYNC_OVERFLOW */ |
| 1487 | ADRENO_IRQ_CALLBACK(a6xx_err_callback), |
| 1488 | ADRENO_IRQ_CALLBACK(NULL), /* 7 - GPC_ERR */ |
| 1489 | ADRENO_IRQ_CALLBACK(NULL),/* 8 - CP_SW */ |
| 1490 | ADRENO_IRQ_CALLBACK(a6xx_cp_hw_err_callback), /* 9 - CP_HW_ERROR */ |
| 1491 | ADRENO_IRQ_CALLBACK(NULL), /* 10 - CP_CCU_FLUSH_DEPTH_TS */ |
| 1492 | ADRENO_IRQ_CALLBACK(NULL), /* 11 - CP_CCU_FLUSH_COLOR_TS */ |
| 1493 | ADRENO_IRQ_CALLBACK(NULL), /* 12 - CP_CCU_RESOLVE_TS */ |
| 1494 | ADRENO_IRQ_CALLBACK(adreno_cp_callback), /* 13 - CP_IB2_INT */ |
| 1495 | ADRENO_IRQ_CALLBACK(adreno_cp_callback), /* 14 - CP_IB1_INT */ |
| 1496 | ADRENO_IRQ_CALLBACK(adreno_cp_callback), /* 15 - CP_RB_INT */ |
| 1497 | ADRENO_IRQ_CALLBACK(NULL), /* 16 - UNUSED */ |
| 1498 | ADRENO_IRQ_CALLBACK(NULL), /* 17 - CP_RB_DONE_TS */ |
| 1499 | ADRENO_IRQ_CALLBACK(NULL), /* 18 - CP_WT_DONE_TS */ |
| 1500 | ADRENO_IRQ_CALLBACK(NULL), /* 19 - UNUSED */ |
| 1501 | ADRENO_IRQ_CALLBACK(adreno_cp_callback), /* 20 - CP_CACHE_FLUSH_TS */ |
| 1502 | ADRENO_IRQ_CALLBACK(NULL), /* 21 - UNUSED */ |
| 1503 | ADRENO_IRQ_CALLBACK(a6xx_err_callback), /* 22 - RBBM_ATB_BUS_OVERFLOW */ |
| 1504 | /* 23 - MISC_HANG_DETECT */ |
| 1505 | ADRENO_IRQ_CALLBACK(adreno_hang_int_callback), |
| 1506 | ADRENO_IRQ_CALLBACK(a6xx_err_callback), /* 24 - UCHE_OOB_ACCESS */ |
| 1507 | ADRENO_IRQ_CALLBACK(a6xx_err_callback), /* 25 - UCHE_TRAP_INTR */ |
| 1508 | ADRENO_IRQ_CALLBACK(NULL), /* 26 - DEBBUS_INTR_0 */ |
| 1509 | ADRENO_IRQ_CALLBACK(NULL), /* 27 - DEBBUS_INTR_1 */ |
| 1510 | ADRENO_IRQ_CALLBACK(NULL), /* 28 - UNUSED */ |
| 1511 | ADRENO_IRQ_CALLBACK(NULL), /* 29 - UNUSED */ |
| 1512 | ADRENO_IRQ_CALLBACK(NULL), /* 30 - ISDB_CPU_IRQ */ |
| 1513 | ADRENO_IRQ_CALLBACK(NULL), /* 31 - ISDB_UNDER_DEBUG */ |
| 1514 | }; |
| 1515 | |
| 1516 | static struct adreno_irq a6xx_irq = { |
| 1517 | .funcs = a6xx_irq_funcs, |
| 1518 | .mask = A6XX_INT_MASK, |
| 1519 | }; |
| 1520 | |
| 1521 | /* Register offset defines for A6XX, in order of enum adreno_regs */ |
| 1522 | static unsigned int a6xx_register_offsets[ADRENO_REG_REGISTER_MAX] = { |
| 1523 | |
| 1524 | ADRENO_REG_DEFINE(ADRENO_REG_CP_RB_BASE, A6XX_CP_RB_BASE), |
| 1525 | ADRENO_REG_DEFINE(ADRENO_REG_CP_RB_RPTR_ADDR_LO, |
| 1526 | A6XX_CP_RB_RPTR_ADDR_LO), |
| 1527 | ADRENO_REG_DEFINE(ADRENO_REG_CP_RB_RPTR_ADDR_HI, |
| 1528 | A6XX_CP_RB_RPTR_ADDR_HI), |
| 1529 | ADRENO_REG_DEFINE(ADRENO_REG_CP_RB_RPTR, A6XX_CP_RB_RPTR), |
| 1530 | ADRENO_REG_DEFINE(ADRENO_REG_CP_RB_WPTR, A6XX_CP_RB_WPTR), |
| 1531 | ADRENO_REG_DEFINE(ADRENO_REG_CP_RB_CNTL, A6XX_CP_RB_CNTL), |
| 1532 | ADRENO_REG_DEFINE(ADRENO_REG_CP_CNTL, A6XX_CP_MISC_CNTL), |
| 1533 | ADRENO_REG_DEFINE(ADRENO_REG_RBBM_STATUS, A6XX_RBBM_STATUS), |
| 1534 | ADRENO_REG_DEFINE(ADRENO_REG_RBBM_STATUS3, A6XX_RBBM_STATUS3), |
| 1535 | |
| 1536 | ADRENO_REG_DEFINE(ADRENO_REG_RBBM_INT_0_MASK, A6XX_RBBM_INT_0_MASK), |
| 1537 | ADRENO_REG_DEFINE(ADRENO_REG_RBBM_INT_0_STATUS, A6XX_RBBM_INT_0_STATUS), |
| 1538 | ADRENO_REG_DEFINE(ADRENO_REG_RBBM_CLOCK_CTL, A6XX_RBBM_CLOCK_CNTL), |
| 1539 | ADRENO_REG_DEFINE(ADRENO_REG_RBBM_INT_CLEAR_CMD, |
| 1540 | A6XX_RBBM_INT_CLEAR_CMD), |
| 1541 | ADRENO_REG_DEFINE(ADRENO_REG_RBBM_SW_RESET_CMD, A6XX_RBBM_SW_RESET_CMD), |
| 1542 | ADRENO_REG_DEFINE(ADRENO_REG_RBBM_BLOCK_SW_RESET_CMD, |
| 1543 | A6XX_RBBM_BLOCK_SW_RESET_CMD), |
| 1544 | ADRENO_REG_DEFINE(ADRENO_REG_RBBM_BLOCK_SW_RESET_CMD2, |
| 1545 | A6XX_RBBM_BLOCK_SW_RESET_CMD2), |
| 1546 | ADRENO_REG_DEFINE(ADRENO_REG_RBBM_ALWAYSON_COUNTER_LO, |
| 1547 | A6XX_CP_ALWAYS_ON_COUNTER_LO), |
| 1548 | ADRENO_REG_DEFINE(ADRENO_REG_RBBM_ALWAYSON_COUNTER_HI, |
| 1549 | A6XX_CP_ALWAYS_ON_COUNTER_HI), |
| 1550 | ADRENO_REG_DEFINE(ADRENO_REG_VBIF_VERSION, A6XX_VBIF_VERSION), |
Kyle Piefer | b1027b0 | 2017-02-10 13:58:58 -0800 | [diff] [blame] | 1551 | ADRENO_REG_DEFINE(ADRENO_REG_RBBM_ALWAYSON_COUNTER_LO, |
| 1552 | A6XX_GMU_ALWAYS_ON_COUNTER_L), |
| 1553 | ADRENO_REG_DEFINE(ADRENO_REG_RBBM_ALWAYSON_COUNTER_HI, |
| 1554 | A6XX_GMU_ALWAYS_ON_COUNTER_H), |
| 1555 | ADRENO_REG_DEFINE(ADRENO_REG_GMU_AO_INTERRUPT_EN, |
| 1556 | A6XX_GMU_AO_INTERRUPT_EN), |
| 1557 | ADRENO_REG_DEFINE(ADRENO_REG_GMU_HOST_INTERRUPT_CLR, |
| 1558 | A6XX_GMU_HOST_INTERRUPT_CLR), |
| 1559 | ADRENO_REG_DEFINE(ADRENO_REG_GMU_HOST_INTERRUPT_STATUS, |
| 1560 | A6XX_GMU_HOST_INTERRUPT_STATUS), |
| 1561 | ADRENO_REG_DEFINE(ADRENO_REG_GMU_HOST_INTERRUPT_MASK, |
| 1562 | A6XX_GMU_HOST_INTERRUPT_MASK), |
| 1563 | ADRENO_REG_DEFINE(ADRENO_REG_GMU_PWR_COL_KEEPALIVE, |
| 1564 | A6XX_GMU_GMU_PWR_COL_KEEPALIVE), |
| 1565 | ADRENO_REG_DEFINE(ADRENO_REG_GMU_AHB_FENCE_STATUS, |
| 1566 | A6XX_GMU_AHB_FENCE_STATUS), |
| 1567 | ADRENO_REG_DEFINE(ADRENO_REG_GMU_HFI_CTRL_STATUS, |
| 1568 | A6XX_GMU_HFI_CTRL_STATUS), |
| 1569 | ADRENO_REG_DEFINE(ADRENO_REG_GMU_HFI_VERSION_INFO, |
| 1570 | A6XX_GMU_HFI_VERSION_INFO), |
| 1571 | ADRENO_REG_DEFINE(ADRENO_REG_GMU_HFI_SFR_ADDR, |
| 1572 | A6XX_GMU_HFI_SFR_ADDR), |
| 1573 | ADRENO_REG_DEFINE(ADRENO_REG_GMU_RPMH_POWER_STATE, |
| 1574 | A6XX_GMU_RPMH_POWER_STATE), |
| 1575 | ADRENO_REG_DEFINE(ADRENO_REG_GMU_GMU2HOST_INTR_CLR, |
| 1576 | A6XX_GMU_GMU2HOST_INTR_CLR), |
| 1577 | ADRENO_REG_DEFINE(ADRENO_REG_GMU_GMU2HOST_INTR_INFO, |
| 1578 | A6XX_GMU_GMU2HOST_INTR_INFO), |
| 1579 | ADRENO_REG_DEFINE(ADRENO_REG_GMU_HOST2GMU_INTR_SET, |
| 1580 | A6XX_GMU_HOST2GMU_INTR_SET), |
| 1581 | ADRENO_REG_DEFINE(ADRENO_REG_GMU_HOST2GMU_INTR_CLR, |
| 1582 | A6XX_GMU_HOST2GMU_INTR_CLR), |
| 1583 | ADRENO_REG_DEFINE(ADRENO_REG_GMU_HOST2GMU_INTR_RAW_INFO, |
| 1584 | A6XX_GMU_HOST2GMU_INTR_RAW_INFO), |
Shrenuj Bansal | acf1ef4 | 2016-06-01 11:11:27 -0700 | [diff] [blame] | 1585 | }; |
| 1586 | |
| 1587 | static const struct adreno_reg_offsets a6xx_reg_offsets = { |
| 1588 | .offsets = a6xx_register_offsets, |
| 1589 | .offset_0 = ADRENO_REG_REGISTER_MAX, |
| 1590 | }; |
| 1591 | |
| 1592 | struct adreno_gpudev adreno_a6xx_gpudev = { |
| 1593 | .reg_offsets = &a6xx_reg_offsets, |
| 1594 | .start = a6xx_start, |
| 1595 | .irq = &a6xx_irq, |
| 1596 | .irq_trace = trace_kgsl_a5xx_irq_status, |
| 1597 | .num_prio_levels = KGSL_PRIORITY_MAX_RB_LEVELS, |
| 1598 | .platform_setup = a6xx_platform_setup, |
| 1599 | .rb_start = a6xx_rb_start, |
| 1600 | .regulator_enable = a6xx_sptprac_enable, |
| 1601 | .regulator_disable = a6xx_sptprac_disable, |
| 1602 | .microcode_read = a6xx_microcode_read, |
| 1603 | .enable_64bit = a6xx_enable_64bit, |
Sushmita Susheelendra | 7f66cf7 | 2016-09-12 11:04:43 -0600 | [diff] [blame] | 1604 | .llc_configure_gpu_scid = a6xx_llc_configure_gpu_scid, |
Sushmita Susheelendra | 906564d | 2017-01-10 15:53:55 -0700 | [diff] [blame] | 1605 | .llc_configure_gpuhtw_scid = a6xx_llc_configure_gpuhtw_scid, |
Sushmita Susheelendra | 7f66cf7 | 2016-09-12 11:04:43 -0600 | [diff] [blame] | 1606 | .llc_enable_overrides = a6xx_llc_enable_overrides |
Kyle Piefer | b1027b0 | 2017-02-10 13:58:58 -0800 | [diff] [blame] | 1607 | .oob_set = a6xx_oob_set, |
| 1608 | .oob_clear = a6xx_oob_clear, |
| 1609 | .rpmh_gpu_pwrctrl = a6xx_rpmh_gpu_pwrctrl, |
| 1610 | .gmu_isidle = a6xx_gmu_isidle, |
Shrenuj Bansal | acf1ef4 | 2016-06-01 11:11:27 -0700 | [diff] [blame] | 1611 | }; |