blob: 29f66793cc55894e0edd4b9c8692f9503cd53fe9 [file] [log] [blame]
Sreedhara DS9a58a332010-04-26 18:13:05 +01001#ifndef _ASM_X86_INTEL_SCU_IPC_H_
2#define _ASM_X86_INTEL_SCU_IPC_H_
3
Feng Tang35f29152010-06-01 13:07:34 +01004#define IPCMSG_VRTC 0xFA /* Set vRTC device */
5
6/* Command id associated with message IPCMSG_VRTC */
7#define IPC_CMD_VRTC_SETTIME 1 /* Set time */
8#define IPC_CMD_VRTC_SETALARM 2 /* Set alarm */
9
Sreedhara DS9a58a332010-04-26 18:13:05 +010010/* Read single register */
11int intel_scu_ipc_ioread8(u16 addr, u8 *data);
12
13/* Read two sequential registers */
14int intel_scu_ipc_ioread16(u16 addr, u16 *data);
15
16/* Read four sequential registers */
17int intel_scu_ipc_ioread32(u16 addr, u32 *data);
18
19/* Read a vector */
20int intel_scu_ipc_readv(u16 *addr, u8 *data, int len);
21
22/* Write single register */
23int intel_scu_ipc_iowrite8(u16 addr, u8 data);
24
25/* Write two sequential registers */
26int intel_scu_ipc_iowrite16(u16 addr, u16 data);
27
28/* Write four sequential registers */
29int intel_scu_ipc_iowrite32(u16 addr, u32 data);
30
31/* Write a vector */
32int intel_scu_ipc_writev(u16 *addr, u8 *data, int len);
33
34/* Update single register based on the mask */
35int intel_scu_ipc_update_register(u16 addr, u8 data, u8 mask);
36
Sreedhara DS9a58a332010-04-26 18:13:05 +010037/* Issue commands to the SCU with or without data */
38int intel_scu_ipc_simple_command(int cmd, int sub);
39int intel_scu_ipc_command(int cmd, int sub, u32 *in, int inlen,
40 u32 *out, int outlen);
41/* I2C control api */
42int intel_scu_ipc_i2c_cntrl(u32 addr, u32 *data);
43
44/* Update FW version */
45int intel_scu_ipc_fw_update(u8 *buffer, u32 length);
46
47#endif