blob: 72bf09cf13ab1dc9fd24ceaea7972948d1ba5e50 [file] [log] [blame]
Thomas Gleixner67c5fc52008-01-30 13:30:15 +01001#ifndef _ASM_X86_APIC_H
2#define _ASM_X86_APIC_H
3
4#include <linux/pm.h>
5#include <linux/delay.h>
6#include <asm/fixmap.h>
7#include <asm/apicdef.h>
8#include <asm/processor.h>
9#include <asm/system.h>
10
11#define ARCH_APICTIMER_STOPS_ON_C3 1
12
13#define Dprintk(x...)
14
15/*
16 * Debugging macros
17 */
18#define APIC_QUIET 0
19#define APIC_VERBOSE 1
20#define APIC_DEBUG 2
21
22/*
23 * Define the default level of output to be very little
24 * This can be turned up by using apic=verbose for more
25 * information and apic=debug for _lots_ of information.
26 * apic_verbosity is defined in apic.c
27 */
28#define apic_printk(v, s, a...) do { \
29 if ((v) <= apic_verbosity) \
30 printk(s, ##a); \
31 } while (0)
32
33
34extern void generic_apic_probe(void);
35
36#ifdef CONFIG_X86_LOCAL_APIC
37
38extern int apic_verbosity;
39extern int timer_over_8254;
40extern int local_apic_timer_c2_ok;
41extern int local_apic_timer_disabled;
42
43extern int apic_runs_main_timer;
44extern int ioapic_force;
Thomas Gleixnerae9d9832008-01-30 13:30:36 +010045extern int disable_apic;
Thomas Gleixner67c5fc52008-01-30 13:30:15 +010046extern int disable_apic_timer;
47extern unsigned boot_cpu_id;
48
49/*
50 * Basic functions accessing APICs.
51 */
52#ifdef CONFIG_PARAVIRT
53#include <asm/paravirt.h>
Thomas Gleixner96a388d2007-10-11 11:20:03 +020054#else
Thomas Gleixner67c5fc52008-01-30 13:30:15 +010055#define apic_write native_apic_write
56#define apic_write_atomic native_apic_write_atomic
57#define apic_read native_apic_read
58#define setup_boot_clock setup_boot_APIC_clock
59#define setup_secondary_clock setup_secondary_APIC_clock
Thomas Gleixner96a388d2007-10-11 11:20:03 +020060#endif
Thomas Gleixner67c5fc52008-01-30 13:30:15 +010061
Harvey Harrison341d8852008-01-30 13:31:17 +010062static inline void native_apic_write(unsigned long reg, u32 v)
Thomas Gleixner67c5fc52008-01-30 13:30:15 +010063{
64 *((volatile u32 *)(APIC_BASE + reg)) = v;
65}
66
Harvey Harrison341d8852008-01-30 13:31:17 +010067static inline void native_apic_write_atomic(unsigned long reg, u32 v)
Thomas Gleixner67c5fc52008-01-30 13:30:15 +010068{
69 (void) xchg((u32*)(APIC_BASE + reg), v);
70}
71
Harvey Harrison341d8852008-01-30 13:31:17 +010072static inline u32 native_apic_read(unsigned long reg)
Thomas Gleixner67c5fc52008-01-30 13:30:15 +010073{
74 return *((volatile u32 *)(APIC_BASE + reg));
75}
76
77extern void apic_wait_icr_idle(void);
78extern u32 safe_apic_wait_icr_idle(void);
79extern int get_physical_broadcast(void);
80
81#ifdef CONFIG_X86_GOOD_APIC
82# define FORCE_READ_AROUND_WRITE 0
83# define apic_read_around(x)
84# define apic_write_around(x, y) apic_write((x), (y))
85#else
86# define FORCE_READ_AROUND_WRITE 1
87# define apic_read_around(x) apic_read(x)
88# define apic_write_around(x, y) apic_write_atomic((x), (y))
89#endif
90
91static inline void ack_APIC_irq(void)
92{
93 /*
94 * ack_APIC_irq() actually gets compiled as a single instruction:
95 * - a single rmw on Pentium/82489DX
96 * - a single write on P6+ cores (CONFIG_X86_GOOD_APIC)
97 * ... yummie.
98 */
99
100 /* Docs say use 0 for future compatibility */
101 apic_write_around(APIC_EOI, 0);
102}
103
104extern int lapic_get_maxlvt(void);
105extern void clear_local_APIC(void);
106extern void connect_bsp_APIC(void);
107extern void disconnect_bsp_APIC(int virt_wire_setup);
108extern void disable_local_APIC(void);
109extern void lapic_shutdown(void);
110extern int verify_local_APIC(void);
111extern void cache_APIC_registers(void);
112extern void sync_Arb_IDs(void);
113extern void init_bsp_APIC(void);
114extern void setup_local_APIC(void);
Andi Kleen739f33b2008-01-30 13:30:40 +0100115extern void end_local_APIC_setup(void);
Thomas Gleixner67c5fc52008-01-30 13:30:15 +0100116extern void init_apic_mappings(void);
Thomas Gleixner67c5fc52008-01-30 13:30:15 +0100117extern void setup_boot_APIC_clock(void);
118extern void setup_secondary_APIC_clock(void);
119extern int APIC_init_uniprocessor(void);
120extern void enable_NMI_through_LVT0(void *dummy);
121
122/*
123 * On 32bit this is mach-xxx local
124 */
125#ifdef CONFIG_X86_64
126extern void setup_apic_routing(void);
127#endif
128
Robert Richter7b83dae2008-01-30 13:30:40 +0100129extern u8 setup_APIC_eilvt_mce(u8 vector, u8 msg_type, u8 mask);
130extern u8 setup_APIC_eilvt_ibs(u8 vector, u8 msg_type, u8 mask);
Thomas Gleixner67c5fc52008-01-30 13:30:15 +0100131
132extern int apic_is_clustered_box(void);
133
134#else /* !CONFIG_X86_LOCAL_APIC */
135static inline void lapic_shutdown(void) { }
136#define local_apic_timer_c2_ok 1
137
138#endif /* !CONFIG_X86_LOCAL_APIC */
139
140#endif /* __ASM_APIC_H */