blob: 0e907fc6d42a5694c27905de849b092ed783f3eb [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/*
2 * linux/include/asm-arm/arch-sa1100/memory.h
3 *
4 * Copyright (C) 1999-2000 Nicolas Pitre <nico@cam.org>
5 */
6
7#ifndef __ASM_ARCH_MEMORY_H
8#define __ASM_ARCH_MEMORY_H
9
Linus Torvalds1da177e2005-04-16 15:20:36 -070010#include <asm/sizes.h>
11
12/*
13 * Physical DRAM offset is 0xc0000000 on the SA1100
14 */
Nicolas Pitref09b9972005-10-29 21:44:55 +010015#define PHYS_OFFSET UL(0xc0000000)
Linus Torvalds1da177e2005-04-16 15:20:36 -070016
17#ifndef __ASSEMBLY__
18
19#ifdef CONFIG_SA1111
Russell King1b120502005-11-16 17:38:40 +000020void sa1111_adjust_zones(int node, unsigned long *size, unsigned long *holes);
Linus Torvalds1da177e2005-04-16 15:20:36 -070021
22#define arch_adjust_zones(node, size, holes) \
Russell King1b120502005-11-16 17:38:40 +000023 sa1111_adjust_zones(node, size, holes)
Linus Torvalds1da177e2005-04-16 15:20:36 -070024
25#define ISA_DMA_THRESHOLD (PHYS_OFFSET + SZ_1M - 1)
26
27#endif
28#endif
29
30/*
31 * Virtual view <-> DMA view memory address translations
32 * virt_to_bus: Used to translate the virtual address to an
33 * address suitable to be passed to set_dma_addr
34 * bus_to_virt: Used to convert an address for DMA operations
35 * to an address that the kernel can use.
36 *
37 * On the SA1100, bus addresses are equivalent to physical addresses.
38 */
39#define __virt_to_bus(x) __virt_to_phys(x)
40#define __bus_to_virt(x) __phys_to_virt(x)
41
Linus Torvalds1da177e2005-04-16 15:20:36 -070042/*
43 * Because of the wide memory address space between physical RAM banks on the
44 * SA1100, it's much convenient to use Linux's NUMA support to implement our
45 * memory map representation. Assuming all memory nodes have equal access
46 * characteristics, we then have generic discontiguous memory support.
47 *
48 * Of course, all this isn't mandatory for SA1100 implementations with only
49 * one used memory bank. For those, simply undefine CONFIG_DISCONTIGMEM.
50 *
51 * The nodes are matched with the physical memory bank addresses which are
52 * incidentally the same as virtual addresses.
53 *
54 * node 0: 0xc0000000 - 0xc7ffffff
55 * node 1: 0xc8000000 - 0xcfffffff
56 * node 2: 0xd0000000 - 0xd7ffffff
57 * node 3: 0xd8000000 - 0xdfffffff
58 */
Russell Kingb7dc96d2006-11-30 20:39:18 +000059#define NODE_MEM_SIZE_BITS 27
Linus Torvalds1da177e2005-04-16 15:20:36 -070060
Russell King74d02fb2006-04-04 21:47:43 +010061/*
62 * Cache flushing area - SA1100 zero bank
63 */
64#define FLUSH_BASE_PHYS 0xe0000000
65#define FLUSH_BASE 0xf5000000
66#define FLUSH_BASE_MINICACHE 0xf5100000
67
Linus Torvalds1da177e2005-04-16 15:20:36 -070068#endif