blob: 422f3cc204a27310f99d9b25adebb9f49d16e3d0 [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/*
Russell King4baa9922008-08-02 10:55:55 +01002 * arch/arm/include/asm/vfpmacros.h
Linus Torvalds1da177e2005-04-16 15:20:36 -07003 *
4 * Assembler-only file containing VFP macros and register definitions.
5 */
6#include "vfp.h"
7
8@ Macros to allow building with old toolkits (with no VFP support)
9 .macro VFPFMRX, rd, sysreg, cond
10 MRC\cond p10, 7, \rd, \sysreg, cr0, 0 @ FMRX \rd, \sysreg
11 .endm
12
13 .macro VFPFMXR, sysreg, rd, cond
14 MCR\cond p10, 7, \rd, \sysreg, cr0, 0 @ FMXR \sysreg, \rd
15 .endm
16
17 @ read all the working registers back into the VFP
Catalin Marinas25ebee02007-09-25 15:22:24 +010018 .macro VFPFLDMIA, base, tmp
Catalin Marinasbb54a332006-04-10 21:32:42 +010019#if __LINUX_ARM_ARCH__ < 6
Linus Torvalds1da177e2005-04-16 15:20:36 -070020 LDC p11, cr0, [\base],#33*4 @ FLDMIAX \base!, {d0-d15}
Catalin Marinasbb54a332006-04-10 21:32:42 +010021#else
22 LDC p11, cr0, [\base],#32*4 @ FLDMIAD \base!, {d0-d15}
23#endif
Catalin Marinas25ebee02007-09-25 15:22:24 +010024#ifdef CONFIG_VFPv3
25 VFPFMRX \tmp, MVFR0 @ Media and VFP Feature Register 0
26 and \tmp, \tmp, #MVFR0_A_SIMD_MASK @ A_SIMD field
27 cmp \tmp, #2 @ 32 x 64bit registers?
28 ldceql p11, cr0, [\base],#32*4 @ FLDMIAD \base!, {d16-d31}
29 addne \base, \base, #32*4 @ step over unused register space
30#endif
Linus Torvalds1da177e2005-04-16 15:20:36 -070031 .endm
32
33 @ write all the working registers out of the VFP
Catalin Marinas25ebee02007-09-25 15:22:24 +010034 .macro VFPFSTMIA, base, tmp
Catalin Marinasbb54a332006-04-10 21:32:42 +010035#if __LINUX_ARM_ARCH__ < 6
Linus Torvalds1da177e2005-04-16 15:20:36 -070036 STC p11, cr0, [\base],#33*4 @ FSTMIAX \base!, {d0-d15}
Catalin Marinasbb54a332006-04-10 21:32:42 +010037#else
38 STC p11, cr0, [\base],#32*4 @ FSTMIAD \base!, {d0-d15}
39#endif
Catalin Marinas25ebee02007-09-25 15:22:24 +010040#ifdef CONFIG_VFPv3
41 VFPFMRX \tmp, MVFR0 @ Media and VFP Feature Register 0
42 and \tmp, \tmp, #MVFR0_A_SIMD_MASK @ A_SIMD field
43 cmp \tmp, #2 @ 32 x 64bit registers?
44 stceql p11, cr0, [\base],#32*4 @ FSTMIAD \base!, {d16-d31}
45 addne \base, \base, #32*4 @ step over unused register space
46#endif
Linus Torvalds1da177e2005-04-16 15:20:36 -070047 .endm