blob: 6e265442808eb814bf96d5a83bca046ef53f1163 [file] [log] [blame]
viresh kumara7e9c452010-04-01 12:30:19 +01001/*
2 * arch/arm/mach-spear3xx/include/mach/irqs.h
3 *
4 * IRQ helper macros for SPEAr3xx machine family
5 *
6 * Copyright (C) 2009 ST Microelectronics
7 * Viresh Kumar<viresh.kumar@st.com>
8 *
9 * This file is licensed under the terms of the GNU General Public
10 * License version 2. This program is licensed "as is" without any
11 * warranty of any kind, whether express or implied.
12 */
13
14#ifndef __MACH_IRQS_H
15#define __MACH_IRQS_H
16
viresh kumar4c18e772010-05-03 09:24:30 +010017/* SPEAr3xx IRQ definitions */
Ryan Mallon61e72bc2011-05-20 08:34:21 +010018#define SPEAR3XX_IRQ_HW_ACCEL_MOD_0 0
19#define SPEAR3XX_IRQ_INTRCOMM_RAS_ARM 1
20#define SPEAR3XX_IRQ_CPU_GPT1_1 2
21#define SPEAR3XX_IRQ_CPU_GPT1_2 3
22#define SPEAR3XX_IRQ_BASIC_GPT1_1 4
23#define SPEAR3XX_IRQ_BASIC_GPT1_2 5
24#define SPEAR3XX_IRQ_BASIC_GPT2_1 6
25#define SPEAR3XX_IRQ_BASIC_GPT2_2 7
26#define SPEAR3XX_IRQ_BASIC_DMA 8
27#define SPEAR3XX_IRQ_BASIC_SMI 9
28#define SPEAR3XX_IRQ_BASIC_RTC 10
29#define SPEAR3XX_IRQ_BASIC_GPIO 11
30#define SPEAR3XX_IRQ_BASIC_WDT 12
31#define SPEAR3XX_IRQ_DDR_CONTROLLER 13
32#define SPEAR3XX_IRQ_SYS_ERROR 14
33#define SPEAR3XX_IRQ_WAKEUP_RCV 15
34#define SPEAR3XX_IRQ_JPEG 16
35#define SPEAR3XX_IRQ_IRDA 17
36#define SPEAR3XX_IRQ_ADC 18
37#define SPEAR3XX_IRQ_UART 19
38#define SPEAR3XX_IRQ_SSP 20
39#define SPEAR3XX_IRQ_I2C 21
40#define SPEAR3XX_IRQ_MAC_1 22
41#define SPEAR3XX_IRQ_MAC_2 23
42#define SPEAR3XX_IRQ_USB_DEV 24
43#define SPEAR3XX_IRQ_USB_H_OHCI_0 25
44#define SPEAR3XX_IRQ_USB_H_EHCI_0 26
45#define SPEAR3XX_IRQ_USB_H_EHCI_1 SPEAR3XX_IRQ_USB_H_EHCI_0
46#define SPEAR3XX_IRQ_USB_H_OHCI_1 27
47#define SPEAR3XX_IRQ_GEN_RAS_1 28
48#define SPEAR3XX_IRQ_GEN_RAS_2 29
49#define SPEAR3XX_IRQ_GEN_RAS_3 30
50#define SPEAR3XX_IRQ_HW_ACCEL_MOD_1 31
51#define SPEAR3XX_IRQ_VIC_END 32
viresh kumara7e9c452010-04-01 12:30:19 +010052
Ryan Mallon61e72bc2011-05-20 08:34:21 +010053#define SPEAR3XX_VIRQ_START SPEAR3XX_IRQ_VIC_END
viresh kumara7e9c452010-04-01 12:30:19 +010054
viresh kumar4c18e772010-05-03 09:24:30 +010055/* SPEAr300 Virtual irq definitions */
viresh kumar4c18e772010-05-03 09:24:30 +010056/* IRQs sharing IRQ_GEN_RAS_1 */
Ryan Mallon61e72bc2011-05-20 08:34:21 +010057#define SPEAR300_VIRQ_IT_PERS_S (SPEAR3XX_VIRQ_START + 0)
58#define SPEAR300_VIRQ_IT_CHANGE_S (SPEAR3XX_VIRQ_START + 1)
59#define SPEAR300_VIRQ_I2S (SPEAR3XX_VIRQ_START + 2)
60#define SPEAR300_VIRQ_TDM (SPEAR3XX_VIRQ_START + 3)
61#define SPEAR300_VIRQ_CAMERA_L (SPEAR3XX_VIRQ_START + 4)
62#define SPEAR300_VIRQ_CAMERA_F (SPEAR3XX_VIRQ_START + 5)
63#define SPEAR300_VIRQ_CAMERA_V (SPEAR3XX_VIRQ_START + 6)
64#define SPEAR300_VIRQ_KEYBOARD (SPEAR3XX_VIRQ_START + 7)
65#define SPEAR300_VIRQ_GPIO1 (SPEAR3XX_VIRQ_START + 8)
viresh kumar4c18e772010-05-03 09:24:30 +010066
67/* IRQs sharing IRQ_GEN_RAS_3 */
Ryan Mallon61e72bc2011-05-20 08:34:21 +010068#define SPEAR300_IRQ_CLCD SPEAR3XX_IRQ_GEN_RAS_3
viresh kumar4c18e772010-05-03 09:24:30 +010069
70/* IRQs sharing IRQ_INTRCOMM_RAS_ARM */
Ryan Mallon61e72bc2011-05-20 08:34:21 +010071#define SPEAR300_IRQ_SDHCI SPEAR3XX_IRQ_INTRCOMM_RAS_ARM
viresh kumar4c18e772010-05-03 09:24:30 +010072
73/* SPEAr310 Virtual irq definitions */
viresh kumar4c18e772010-05-03 09:24:30 +010074/* IRQs sharing IRQ_GEN_RAS_1 */
Ryan Mallon61e72bc2011-05-20 08:34:21 +010075#define SPEAR310_VIRQ_SMII0 (SPEAR3XX_VIRQ_START + 0)
76#define SPEAR310_VIRQ_SMII1 (SPEAR3XX_VIRQ_START + 1)
77#define SPEAR310_VIRQ_SMII2 (SPEAR3XX_VIRQ_START + 2)
78#define SPEAR310_VIRQ_SMII3 (SPEAR3XX_VIRQ_START + 3)
79#define SPEAR310_VIRQ_WAKEUP_SMII0 (SPEAR3XX_VIRQ_START + 4)
80#define SPEAR310_VIRQ_WAKEUP_SMII1 (SPEAR3XX_VIRQ_START + 5)
81#define SPEAR310_VIRQ_WAKEUP_SMII2 (SPEAR3XX_VIRQ_START + 6)
82#define SPEAR310_VIRQ_WAKEUP_SMII3 (SPEAR3XX_VIRQ_START + 7)
viresh kumar4c18e772010-05-03 09:24:30 +010083
84/* IRQs sharing IRQ_GEN_RAS_2 */
Ryan Mallon61e72bc2011-05-20 08:34:21 +010085#define SPEAR310_VIRQ_UART1 (SPEAR3XX_VIRQ_START + 8)
86#define SPEAR310_VIRQ_UART2 (SPEAR3XX_VIRQ_START + 9)
87#define SPEAR310_VIRQ_UART3 (SPEAR3XX_VIRQ_START + 10)
88#define SPEAR310_VIRQ_UART4 (SPEAR3XX_VIRQ_START + 11)
89#define SPEAR310_VIRQ_UART5 (SPEAR3XX_VIRQ_START + 12)
viresh kumar4c18e772010-05-03 09:24:30 +010090
91/* IRQs sharing IRQ_GEN_RAS_3 */
Ryan Mallon61e72bc2011-05-20 08:34:21 +010092#define SPEAR310_VIRQ_EMI (SPEAR3XX_VIRQ_START + 13)
93#define SPEAR310_VIRQ_PLGPIO (SPEAR3XX_VIRQ_START + 14)
viresh kumar4c18e772010-05-03 09:24:30 +010094
95/* IRQs sharing IRQ_INTRCOMM_RAS_ARM */
Ryan Mallon61e72bc2011-05-20 08:34:21 +010096#define SPEAR310_VIRQ_TDM_HDLC (SPEAR3XX_VIRQ_START + 15)
97#define SPEAR310_VIRQ_RS485_0 (SPEAR3XX_VIRQ_START + 16)
98#define SPEAR310_VIRQ_RS485_1 (SPEAR3XX_VIRQ_START + 17)
viresh kumar4c18e772010-05-03 09:24:30 +010099
100/* SPEAr320 Virtual irq definitions */
viresh kumar4c18e772010-05-03 09:24:30 +0100101/* IRQs sharing IRQ_GEN_RAS_1 */
Ryan Mallon61e72bc2011-05-20 08:34:21 +0100102#define SPEAR320_VIRQ_EMI (SPEAR3XX_VIRQ_START + 0)
103#define SPEAR320_VIRQ_CLCD (SPEAR3XX_VIRQ_START + 1)
104#define SPEAR320_VIRQ_SPP (SPEAR3XX_VIRQ_START + 2)
viresh kumar4c18e772010-05-03 09:24:30 +0100105
106/* IRQs sharing IRQ_GEN_RAS_2 */
Ryan Mallon61e72bc2011-05-20 08:34:21 +0100107#define SPEAR320_IRQ_SDHCI SPEAR3XX_IRQ_GEN_RAS_2
viresh kumar4c18e772010-05-03 09:24:30 +0100108
109/* IRQs sharing IRQ_GEN_RAS_3 */
Ryan Mallon61e72bc2011-05-20 08:34:21 +0100110#define SPEAR320_VIRQ_PLGPIO (SPEAR3XX_VIRQ_START + 3)
111#define SPEAR320_VIRQ_I2S_PLAY (SPEAR3XX_VIRQ_START + 4)
112#define SPEAR320_VIRQ_I2S_REC (SPEAR3XX_VIRQ_START + 5)
viresh kumar4c18e772010-05-03 09:24:30 +0100113
114/* IRQs sharing IRQ_INTRCOMM_RAS_ARM */
Ryan Mallon61e72bc2011-05-20 08:34:21 +0100115#define SPEAR320_VIRQ_CANU (SPEAR3XX_VIRQ_START + 6)
116#define SPEAR320_VIRQ_CANL (SPEAR3XX_VIRQ_START + 7)
117#define SPEAR320_VIRQ_UART1 (SPEAR3XX_VIRQ_START + 8)
118#define SPEAR320_VIRQ_UART2 (SPEAR3XX_VIRQ_START + 9)
119#define SPEAR320_VIRQ_SSP1 (SPEAR3XX_VIRQ_START + 10)
120#define SPEAR320_VIRQ_SSP2 (SPEAR3XX_VIRQ_START + 11)
121#define SPEAR320_VIRQ_SMII0 (SPEAR3XX_VIRQ_START + 12)
122#define SPEAR320_VIRQ_MII1_SMII1 (SPEAR3XX_VIRQ_START + 13)
123#define SPEAR320_VIRQ_WAKEUP_SMII0 (SPEAR3XX_VIRQ_START + 14)
124#define SPEAR320_VIRQ_WAKEUP_MII1_SMII1 (SPEAR3XX_VIRQ_START + 15)
125#define SPEAR320_VIRQ_I2C1 (SPEAR3XX_VIRQ_START + 16)
viresh kumar4c18e772010-05-03 09:24:30 +0100126
Ryan Mallon61e72bc2011-05-20 08:34:21 +0100127/*
128 * GPIO pins virtual irqs
129 * Use the lowest number for the GPIO virtual IRQs base on which subarchs
130 * we have compiled in
131 */
132#if defined(CONFIG_MACH_SPEAR310)
133#define SPEAR3XX_GPIO_INT_BASE (SPEAR3XX_VIRQ_START + 18)
134#elif defined(CONFIG_MACH_SPEAR320)
135#define SPEAR3XX_GPIO_INT_BASE (SPEAR3XX_VIRQ_START + 17)
136#else
137#define SPEAR3XX_GPIO_INT_BASE (SPEAR3XX_VIRQ_START + 9)
viresh kumara7e9c452010-04-01 12:30:19 +0100138#endif
139
Ryan Mallon61e72bc2011-05-20 08:34:21 +0100140#define SPEAR300_GPIO1_INT_BASE (SPEAR3XX_GPIO_INT_BASE + 8)
141#define SPEAR3XX_PLGPIO_COUNT 102
142
viresh kumar4c18e772010-05-03 09:24:30 +0100143#if defined(CONFIG_MACH_SPEAR310) || defined(CONFIG_MACH_SPEAR320)
Ryan Mallon61e72bc2011-05-20 08:34:21 +0100144#define SPEAR3XX_PLGPIO_INT_BASE (SPEAR3XX_GPIO_INT_BASE + 8)
145#define SPEAR3XX_GPIO_INT_END (SPEAR3XX_PLGPIO_INT_BASE + \
146 SPEAR3XX_PLGPIO_COUNT)
147#else
148#define SPEAR3XX_GPIO_INT_END (SPEAR300_GPIO1_INT_BASE + 8)
viresh kumar4c18e772010-05-03 09:24:30 +0100149#endif
150
Ryan Mallon61e72bc2011-05-20 08:34:21 +0100151#define SPEAR3XX_VIRQ_END SPEAR3XX_GPIO_INT_END
152#define NR_IRQS SPEAR3XX_VIRQ_END
viresh kumara7e9c452010-04-01 12:30:19 +0100153
154#endif /* __MACH_IRQS_H */