blob: a7d9f95a7b03dd81af540212ef8016157a595c5e [file] [log] [blame]
Wolfram Sang80872e22010-10-15 12:21:03 +02001/*
2 * Freescale eSDHC controller driver generics for OF and pltfm.
3 *
4 * Copyright (c) 2007 Freescale Semiconductor, Inc.
5 * Copyright (c) 2009 MontaVista Software, Inc.
6 * Copyright (c) 2010 Pengutronix e.K.
7 * Author: Wolfram Sang <w.sang@pengutronix.de>
8 *
9 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License as published by
11 * the Free Software Foundation; either version 2 of the License.
12 */
13
14#ifndef _DRIVERS_MMC_SDHCI_ESDHC_H
15#define _DRIVERS_MMC_SDHCI_ESDHC_H
16
17/*
18 * Ops and quirks for the Freescale eSDHC controller.
19 */
20
21#define ESDHC_DEFAULT_QUIRKS (SDHCI_QUIRK_FORCE_BLK_SZ_2048 | \
Wolfram Sang80872e22010-10-15 12:21:03 +020022 SDHCI_QUIRK_NO_BUSY_IRQ | \
23 SDHCI_QUIRK_NONSTANDARD_CLOCK | \
24 SDHCI_QUIRK_DATA_TIMEOUT_USES_SDCLK | \
25 SDHCI_QUIRK_PIO_NEEDS_DELAY | \
Richard Zhue481e452011-03-21 13:22:13 +080026 SDHCI_QUIRK_RESTORE_IRQS_AFTER_RESET)
Wolfram Sang80872e22010-10-15 12:21:03 +020027
28#define ESDHC_SYSTEM_CONTROL 0x2c
29#define ESDHC_CLOCK_MASK 0x0000fff0
30#define ESDHC_PREDIV_SHIFT 8
31#define ESDHC_DIVIDER_SHIFT 4
32#define ESDHC_CLOCK_PEREN 0x00000004
33#define ESDHC_CLOCK_HCKEN 0x00000002
34#define ESDHC_CLOCK_IPGEN 0x00000001
35
36/* pltfm-specific */
37#define ESDHC_HOST_CONTROL_LE 0x20
38
Oded Gabbay66b50a02013-06-27 12:00:05 -040039/*
40 * P2020 interpretation of the SDHCI_HOST_CONTROL register
41 */
42#define ESDHC_CTRL_4BITBUS (0x1 << 1)
43#define ESDHC_CTRL_8BITBUS (0x2 << 1)
44#define ESDHC_CTRL_BUSWIDTH_MASK (0x3 << 1)
45
Wolfram Sang80872e22010-10-15 12:21:03 +020046/* OF-specific */
47#define ESDHC_DMA_SYSCTL 0x40c
48#define ESDHC_DMA_SNOOP 0x00000040
49
50#define ESDHC_HOST_CONTROL_RES 0x05
51
Wolfram Sang80872e22010-10-15 12:21:03 +020052#endif /* _DRIVERS_MMC_SDHCI_ESDHC_H */