blob: 6f08b7e7db06708cfa910fd7655d3d52ee3f78b7 [file] [log] [blame]
Laurent Pinchart4bf8e192013-06-19 13:54:11 +02001/*
2 * rcar_du_crtc.h -- R-Car Display Unit CRTCs
3 *
Laurent Pinchart36d50462014-02-06 18:13:52 +01004 * Copyright (C) 2013-2014 Renesas Electronics Corporation
Laurent Pinchart4bf8e192013-06-19 13:54:11 +02005 *
6 * Contact: Laurent Pinchart (laurent.pinchart@ideasonboard.com)
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License as published by
10 * the Free Software Foundation; either version 2 of the License, or
11 * (at your option) any later version.
12 */
13
14#ifndef __RCAR_DU_CRTC_H__
15#define __RCAR_DU_CRTC_H__
16
17#include <linux/mutex.h>
Laurent Pinchart36693f32015-02-18 13:21:56 +020018#include <linux/wait.h>
Laurent Pinchart4bf8e192013-06-19 13:54:11 +020019
20#include <drm/drmP.h>
21#include <drm/drm_crtc.h>
22
Laurent Pinchartcb2025d2013-06-16 21:01:02 +020023struct rcar_du_group;
Laurent Pinchart6d62ef32015-09-07 17:14:58 +030024struct rcar_du_vsp;
Laurent Pinchart4bf8e192013-06-19 13:54:11 +020025
Laurent Pinchartbce99362015-04-29 01:11:57 +030026/**
27 * struct rcar_du_crtc - the CRTC, representing a DU superposition processor
28 * @crtc: base DRM CRTC
29 * @clock: the CRTC functional clock
30 * @extclock: external pixel dot clock (optional)
31 * @mmio_offset: offset of the CRTC registers in the DU MMIO block
32 * @index: CRTC software and hardware index
33 * @started: whether the CRTC has been started and is running
34 * @event: event to post when the pending page flip completes
35 * @flip_wait: wait queue used to signal page flip completion
36 * @outputs: bitmask of the outputs (enum rcar_du_output) driven by this CRTC
Laurent Pinchartbce99362015-04-29 01:11:57 +030037 * @group: CRTC group this CRTC belongs to
38 */
Laurent Pinchart4bf8e192013-06-19 13:54:11 +020039struct rcar_du_crtc {
40 struct drm_crtc crtc;
41
Laurent Pinchartf66ee302013-06-14 14:15:01 +020042 struct clk *clock;
Laurent Pinchart1b30dbd2014-12-09 00:24:49 +020043 struct clk *extclock;
Laurent Pinchart4bf8e192013-06-19 13:54:11 +020044 unsigned int mmio_offset;
45 unsigned int index;
46 bool started;
47
48 struct drm_pending_vblank_event *event;
Laurent Pinchart36693f32015-02-18 13:21:56 +020049 wait_queue_head_t flip_wait;
50
Laurent Pinchart4bf8e192013-06-19 13:54:11 +020051 unsigned int outputs;
Laurent Pinchart4bf8e192013-06-19 13:54:11 +020052
Laurent Pinchartcb2025d2013-06-16 21:01:02 +020053 struct rcar_du_group *group;
Laurent Pinchart6d62ef32015-09-07 17:14:58 +030054 struct rcar_du_vsp *vsp;
Laurent Pinchart4bf8e192013-06-19 13:54:11 +020055};
56
Laurent Pinchart90374b52013-06-17 13:48:27 +020057#define to_rcar_crtc(c) container_of(c, struct rcar_du_crtc, crtc)
58
Laurent Pinchart2378ad12014-09-17 02:07:52 +030059enum rcar_du_output {
60 RCAR_DU_OUTPUT_DPAD0,
61 RCAR_DU_OUTPUT_DPAD1,
62 RCAR_DU_OUTPUT_LVDS0,
63 RCAR_DU_OUTPUT_LVDS1,
64 RCAR_DU_OUTPUT_TCON,
65 RCAR_DU_OUTPUT_MAX,
66};
67
Laurent Pinchartcb2025d2013-06-16 21:01:02 +020068int rcar_du_crtc_create(struct rcar_du_group *rgrp, unsigned int index);
Laurent Pinchart4bf8e192013-06-19 13:54:11 +020069void rcar_du_crtc_enable_vblank(struct rcar_du_crtc *rcrtc, bool enable);
Laurent Pinchart4bf8e192013-06-19 13:54:11 +020070void rcar_du_crtc_suspend(struct rcar_du_crtc *rcrtc);
71void rcar_du_crtc_resume(struct rcar_du_crtc *rcrtc);
72
Laurent Pinchartef67a902013-06-17 03:13:11 +020073void rcar_du_crtc_route_output(struct drm_crtc *crtc,
74 enum rcar_du_output output);
Laurent Pinchart4bf8e192013-06-19 13:54:11 +020075
76#endif /* __RCAR_DU_CRTC_H__ */