blob: 84b0a2d74d60b7b1761fd2be9632aa28869d06a2 [file] [log] [blame]
Rob Herring30058672013-01-28 16:13:14 +00001menuconfig MAILBOX
2 bool "Mailbox Hardware Support"
3 help
4 Mailbox is a framework to control hardware communication between
5 on-chip processors through queued messages and interrupt driven
6 signals. Say Y if your platform supports hardware mailboxes.
7
8if MAILBOX
Jassi Braree23d662014-06-26 19:09:42 +05309
10config ARM_MHU
11 tristate "ARM MHU Mailbox"
12 depends on ARM_AMBA
13 help
14 Say Y here if you want to build the ARM MHU controller driver.
15 The controller has 3 mailbox channels, the last of which can be
16 used in Secure mode only.
17
Rob Herring30058672013-01-28 16:13:14 +000018config PL320_MBOX
19 bool "ARM PL320 Mailbox"
20 depends on ARM_AMBA
21 help
22 An implementation of the ARM PL320 Interprocessor Communication
23 Mailbox (IPCM), tailored for the Calxeda Highbank. It is used to
24 send short messages between Highbank's A9 cores and the EnergyCore
25 Management Engine, primarily for cpufreq. Say Y here if you want
26 to use the PL320 IPCM support.
27
Suman Annac869c752013-03-12 17:55:29 -050028config OMAP2PLUS_MBOX
29 tristate "OMAP2+ Mailbox framework support"
30 depends on ARCH_OMAP2PLUS
Suman Annac869c752013-03-12 17:55:29 -050031 help
32 Mailbox implementation for OMAP family chips with hardware for
33 interprocessor communication involving DSP, IVA1.0 and IVA2 in
34 OMAP2/3; or IPU, IVA HD and DSP in OMAP4/5. Say Y here if you
35 want to use OMAP2+ Mailbox framework support.
36
37config OMAP_MBOX_KFIFO_SIZE
38 int "Mailbox kfifo default buffer size (bytes)"
Suman Anna79859092014-06-24 19:43:38 -050039 depends on OMAP2PLUS_MBOX
Suman Annac869c752013-03-12 17:55:29 -050040 default 256
41 help
42 Specify the default size of mailbox's kfifo buffers (bytes).
43 This can also be changed at runtime (via the mbox_kfifo_size
44 module parameter).
Ashwin Chaugule86c22f82014-11-12 19:59:38 -050045
46config PCC
47 bool "Platform Communication Channel Driver"
48 depends on ACPI
49 help
50 ACPI 5.0+ spec defines a generic mode of communication
51 between the OS and a platform such as the BMC. This medium
52 (PCC) is typically used by CPPC (ACPI CPU Performance management),
53 RAS (ACPI reliability protocol) and MPST (ACPI Memory power
54 states). Select this driver if your platform implements the
55 PCC clients mentioned above.
56
Ley Foon Tanf62092f2015-02-04 16:32:18 +080057config ALTERA_MBOX
58 tristate "Altera Mailbox"
59 help
60 An implementation of the Altera Mailbox soft core. It is used
61 to send message between processors. Say Y here if you want to use the
62 Altera mailbox support.
Rob Herring30058672013-01-28 16:13:14 +000063endif