blob: 32afd944821625b4d49b9654573a9b72719c0430 [file] [log] [blame]
Tony Lindgren1dbae812005-11-10 14:26:51 +00001/*
2 * linux/arch/arm/mach-omap2/io.c
3 *
4 * OMAP2 I/O mapping code
5 *
6 * Copyright (C) 2005 Nokia Corporation
Santosh Shilimkar44169072009-05-28 14:16:04 -07007 * Copyright (C) 2007-2009 Texas Instruments
Tony Lindgren646e3ed2008-10-06 15:49:36 +03008 *
9 * Author:
10 * Juha Yrjola <juha.yrjola@nokia.com>
11 * Syed Khasim <x0khasim@ti.com>
Tony Lindgren1dbae812005-11-10 14:26:51 +000012 *
Santosh Shilimkar44169072009-05-28 14:16:04 -070013 * Added OMAP4 support - Santosh Shilimkar <santosh.shilimkar@ti.com>
14 *
Tony Lindgren1dbae812005-11-10 14:26:51 +000015 * This program is free software; you can redistribute it and/or modify
16 * it under the terms of the GNU General Public License version 2 as
17 * published by the Free Software Foundation.
18 */
19
Tony Lindgren1dbae812005-11-10 14:26:51 +000020#include <linux/module.h>
21#include <linux/kernel.h>
22#include <linux/init.h>
Russell Kingfced80c2008-09-06 12:10:45 +010023#include <linux/io.h>
Tony Lindgren1dbae812005-11-10 14:26:51 +000024
Tony Lindgren120db2c2006-04-02 17:46:27 +010025#include <asm/tlb.h>
Tony Lindgren120db2c2006-04-02 17:46:27 +010026
27#include <asm/mach/map.h>
28
Russell Kinga09e64f2008-08-05 16:14:15 +010029#include <mach/mux.h>
30#include <mach/omapfb.h>
Tony Lindgren646e3ed2008-10-06 15:49:36 +030031#include <mach/sram.h>
Paul Walmsleyf8de9b22009-01-28 12:27:31 -070032#include <mach/sdrc.h>
33#include <mach/gpmc.h>
Tony Lindgren646e3ed2008-10-06 15:49:36 +030034
Santosh Shilimkar44169072009-05-28 14:16:04 -070035#ifndef CONFIG_ARCH_OMAP4 /* FIXME: Remove this once clkdev is ready */
Tony Lindgren646e3ed2008-10-06 15:49:36 +030036#include "clock.h"
Tony Lindgren1dbae812005-11-10 14:26:51 +000037
Paul Walmsley97171002008-08-19 11:08:40 +030038#include <mach/powerdomain.h>
39
40#include "powerdomains.h"
41
Paul Walmsley801954d2008-08-19 11:08:44 +030042#include <mach/clockdomain.h>
43#include "clockdomains.h"
Santosh Shilimkar44169072009-05-28 14:16:04 -070044#endif
Tony Lindgren1dbae812005-11-10 14:26:51 +000045/*
46 * The machine specific code may provide the extra mapping besides the
47 * default mapping provided here.
48 */
Syed Mohammed, Khasimcc26b3b2008-10-09 17:51:41 +030049
50#ifdef CONFIG_ARCH_OMAP24XX
51static struct map_desc omap24xx_io_desc[] __initdata = {
Tony Lindgren1dbae812005-11-10 14:26:51 +000052 {
53 .virtual = L3_24XX_VIRT,
54 .pfn = __phys_to_pfn(L3_24XX_PHYS),
55 .length = L3_24XX_SIZE,
56 .type = MT_DEVICE
57 },
Kyungmin Park09f21ed2008-02-20 15:30:06 -080058 {
Syed Mohammed, Khasimcc26b3b2008-10-09 17:51:41 +030059 .virtual = L4_24XX_VIRT,
60 .pfn = __phys_to_pfn(L4_24XX_PHYS),
61 .length = L4_24XX_SIZE,
Syed Mohammed Khasim72d0f1c2006-12-06 17:14:05 -080062 .type = MT_DEVICE
63 },
Syed Mohammed, Khasimcc26b3b2008-10-09 17:51:41 +030064};
65
66#ifdef CONFIG_ARCH_OMAP2420
67static struct map_desc omap242x_io_desc[] __initdata = {
Tony Lindgren1dbae812005-11-10 14:26:51 +000068 {
Tony Lindgrenc40fae952006-12-07 13:58:10 -080069 .virtual = DSP_MEM_24XX_VIRT,
70 .pfn = __phys_to_pfn(DSP_MEM_24XX_PHYS),
71 .length = DSP_MEM_24XX_SIZE,
72 .type = MT_DEVICE
73 },
74 {
75 .virtual = DSP_IPI_24XX_VIRT,
76 .pfn = __phys_to_pfn(DSP_IPI_24XX_PHYS),
77 .length = DSP_IPI_24XX_SIZE,
78 .type = MT_DEVICE
79 },
80 {
81 .virtual = DSP_MMU_24XX_VIRT,
82 .pfn = __phys_to_pfn(DSP_MMU_24XX_PHYS),
83 .length = DSP_MMU_24XX_SIZE,
Tony Lindgren1dbae812005-11-10 14:26:51 +000084 .type = MT_DEVICE
Syed Mohammed, Khasimcc26b3b2008-10-09 17:51:41 +030085 },
Tony Lindgren1dbae812005-11-10 14:26:51 +000086};
87
Syed Mohammed, Khasimcc26b3b2008-10-09 17:51:41 +030088#endif
89
90#ifdef CONFIG_ARCH_OMAP2430
91static struct map_desc omap243x_io_desc[] __initdata = {
92 {
93 .virtual = L4_WK_243X_VIRT,
94 .pfn = __phys_to_pfn(L4_WK_243X_PHYS),
95 .length = L4_WK_243X_SIZE,
96 .type = MT_DEVICE
97 },
98 {
99 .virtual = OMAP243X_GPMC_VIRT,
100 .pfn = __phys_to_pfn(OMAP243X_GPMC_PHYS),
101 .length = OMAP243X_GPMC_SIZE,
102 .type = MT_DEVICE
103 },
104 {
105 .virtual = OMAP243X_SDRC_VIRT,
106 .pfn = __phys_to_pfn(OMAP243X_SDRC_PHYS),
107 .length = OMAP243X_SDRC_SIZE,
108 .type = MT_DEVICE
109 },
110 {
111 .virtual = OMAP243X_SMS_VIRT,
112 .pfn = __phys_to_pfn(OMAP243X_SMS_PHYS),
113 .length = OMAP243X_SMS_SIZE,
114 .type = MT_DEVICE
115 },
116};
117#endif
118#endif
119
120#ifdef CONFIG_ARCH_OMAP34XX
121static struct map_desc omap34xx_io_desc[] __initdata = {
122 {
123 .virtual = L3_34XX_VIRT,
124 .pfn = __phys_to_pfn(L3_34XX_PHYS),
125 .length = L3_34XX_SIZE,
126 .type = MT_DEVICE
127 },
128 {
129 .virtual = L4_34XX_VIRT,
130 .pfn = __phys_to_pfn(L4_34XX_PHYS),
131 .length = L4_34XX_SIZE,
132 .type = MT_DEVICE
133 },
134 {
135 .virtual = L4_WK_34XX_VIRT,
136 .pfn = __phys_to_pfn(L4_WK_34XX_PHYS),
137 .length = L4_WK_34XX_SIZE,
138 .type = MT_DEVICE
139 },
140 {
141 .virtual = OMAP34XX_GPMC_VIRT,
142 .pfn = __phys_to_pfn(OMAP34XX_GPMC_PHYS),
143 .length = OMAP34XX_GPMC_SIZE,
144 .type = MT_DEVICE
145 },
146 {
147 .virtual = OMAP343X_SMS_VIRT,
148 .pfn = __phys_to_pfn(OMAP343X_SMS_PHYS),
149 .length = OMAP343X_SMS_SIZE,
150 .type = MT_DEVICE
151 },
152 {
153 .virtual = OMAP343X_SDRC_VIRT,
154 .pfn = __phys_to_pfn(OMAP343X_SDRC_PHYS),
155 .length = OMAP343X_SDRC_SIZE,
156 .type = MT_DEVICE
157 },
158 {
159 .virtual = L4_PER_34XX_VIRT,
160 .pfn = __phys_to_pfn(L4_PER_34XX_PHYS),
161 .length = L4_PER_34XX_SIZE,
162 .type = MT_DEVICE
163 },
164 {
165 .virtual = L4_EMU_34XX_VIRT,
166 .pfn = __phys_to_pfn(L4_EMU_34XX_PHYS),
167 .length = L4_EMU_34XX_SIZE,
168 .type = MT_DEVICE
169 },
170};
171#endif
Santosh Shilimkar44169072009-05-28 14:16:04 -0700172#ifdef CONFIG_ARCH_OMAP4
173static struct map_desc omap44xx_io_desc[] __initdata = {
174 {
175 .virtual = L3_44XX_VIRT,
176 .pfn = __phys_to_pfn(L3_44XX_PHYS),
177 .length = L3_44XX_SIZE,
178 .type = MT_DEVICE,
179 },
180 {
181 .virtual = L4_44XX_VIRT,
182 .pfn = __phys_to_pfn(L4_44XX_PHYS),
183 .length = L4_44XX_SIZE,
184 .type = MT_DEVICE,
185 },
186 {
187 .virtual = L4_WK_44XX_VIRT,
188 .pfn = __phys_to_pfn(L4_WK_44XX_PHYS),
189 .length = L4_WK_44XX_SIZE,
190 .type = MT_DEVICE,
191 },
192 {
193 .virtual = OMAP44XX_GPMC_VIRT,
194 .pfn = __phys_to_pfn(OMAP44XX_GPMC_PHYS),
195 .length = OMAP44XX_GPMC_SIZE,
196 .type = MT_DEVICE,
197 },
198 {
199 .virtual = L4_PER_44XX_VIRT,
200 .pfn = __phys_to_pfn(L4_PER_44XX_PHYS),
201 .length = L4_PER_44XX_SIZE,
202 .type = MT_DEVICE,
203 },
204 {
205 .virtual = L4_EMU_44XX_VIRT,
206 .pfn = __phys_to_pfn(L4_EMU_44XX_PHYS),
207 .length = L4_EMU_44XX_SIZE,
208 .type = MT_DEVICE,
209 },
210};
211#endif
Syed Mohammed, Khasimcc26b3b2008-10-09 17:51:41 +0300212
Tony Lindgren120db2c2006-04-02 17:46:27 +0100213void __init omap2_map_common_io(void)
Tony Lindgren1dbae812005-11-10 14:26:51 +0000214{
Syed Mohammed, Khasimcc26b3b2008-10-09 17:51:41 +0300215#if defined(CONFIG_ARCH_OMAP2420)
216 iotable_init(omap24xx_io_desc, ARRAY_SIZE(omap24xx_io_desc));
217 iotable_init(omap242x_io_desc, ARRAY_SIZE(omap242x_io_desc));
218#endif
219
220#if defined(CONFIG_ARCH_OMAP2430)
221 iotable_init(omap24xx_io_desc, ARRAY_SIZE(omap24xx_io_desc));
222 iotable_init(omap243x_io_desc, ARRAY_SIZE(omap243x_io_desc));
223#endif
224
225#if defined(CONFIG_ARCH_OMAP34XX)
226 iotable_init(omap34xx_io_desc, ARRAY_SIZE(omap34xx_io_desc));
227#endif
Tony Lindgren120db2c2006-04-02 17:46:27 +0100228
Santosh Shilimkar44169072009-05-28 14:16:04 -0700229#if defined(CONFIG_ARCH_OMAP4)
230 iotable_init(omap44xx_io_desc, ARRAY_SIZE(omap44xx_io_desc));
231#endif
Tony Lindgren120db2c2006-04-02 17:46:27 +0100232 /* Normally devicemaps_init() would flush caches and tlb after
233 * mdesc->map_io(), but we must also do it here because of the CPU
234 * revision check below.
235 */
236 local_flush_tlb_all();
237 flush_cache_all();
238
Tony Lindgren1dbae812005-11-10 14:26:51 +0000239 omap2_check_revision();
240 omap_sram_init();
Imre Deakb7cc6d42007-03-06 03:16:36 -0800241 omapfb_reserve_sdram();
Tony Lindgren120db2c2006-04-02 17:46:27 +0100242}
243
Paul Walmsley87246b72009-01-28 12:27:39 -0700244void __init omap2_init_common_hw(struct omap_sdrc_params *sp)
Tony Lindgren120db2c2006-04-02 17:46:27 +0100245{
Tony Lindgren1dbae812005-11-10 14:26:51 +0000246 omap2_mux_init();
Santosh Shilimkar44169072009-05-28 14:16:04 -0700247#ifndef CONFIG_ARCH_OMAP4 /* FIXME: Remove this once the clkdev is ready */
Paul Walmsley97171002008-08-19 11:08:40 +0300248 pwrdm_init(powerdomains_omap);
Paul Walmsley801954d2008-08-19 11:08:44 +0300249 clkdm_init(clockdomains_omap, clkdm_pwrdm_autodeps);
Tony Lindgren1dbae812005-11-10 14:26:51 +0000250 omap2_clk_init();
Paul Walmsley87246b72009-01-28 12:27:39 -0700251 omap2_sdrc_init(sp);
Santosh Shilimkar44169072009-05-28 14:16:04 -0700252#endif
Juha Yrjola4bbbc1a2006-06-26 16:16:16 -0700253 gpmc_init();
Tony Lindgren1dbae812005-11-10 14:26:51 +0000254}