blob: 614ba6832ff3ae4e14fe72ff12bdd98c83b95964 [file] [log] [blame]
Gregory CLEMENT31af49d2012-06-01 18:21:46 +02001/*
Thomas Petazzonidf863de2014-02-17 15:23:22 +01002 * System controller support for Armada 370, 375 and XP platforms.
Gregory CLEMENT31af49d2012-06-01 18:21:46 +02003 *
4 * Copyright (C) 2012 Marvell
5 *
6 * Lior Amsalem <alior@marvell.com>
7 * Gregory CLEMENT <gregory.clement@free-electrons.com>
8 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
9 *
10 * This file is licensed under the terms of the GNU General Public
11 * License version 2. This program is licensed "as is" without any
12 * warranty of any kind, whether express or implied.
13 *
Thomas Petazzonidf863de2014-02-17 15:23:22 +010014 * The Armada 370, 375 and Armada XP SoCs have a range of
Gregory CLEMENT31af49d2012-06-01 18:21:46 +020015 * miscellaneous registers, that do not belong to a particular device,
16 * but rather provide system-level features. This basic
17 * system-controller driver provides a device tree binding for those
18 * registers, and implements utility functions offering various
19 * features related to those registers.
20 *
21 * For now, the feature set is limited to restarting the platform by a
22 * soft-reset, but it might be extended in the future.
23 */
24
25#include <linux/kernel.h>
26#include <linux/init.h>
27#include <linux/of_address.h>
28#include <linux/io.h>
Robin Holt7b6d8642013-07-08 16:01:40 -070029#include <linux/reboot.h>
Jisheng Zhangb12634e2013-11-07 17:02:38 +080030#include "common.h"
Gregory CLEMENT31af49d2012-06-01 18:21:46 +020031
32static void __iomem *system_controller_base;
33
34struct mvebu_system_controller {
35 u32 rstoutn_mask_offset;
36 u32 system_soft_reset_offset;
37
38 u32 rstoutn_mask_reset_out_en;
39 u32 system_soft_reset;
40};
41static struct mvebu_system_controller *mvebu_sc;
42
Jisheng Zhangb12634e2013-11-07 17:02:38 +080043static const struct mvebu_system_controller armada_370_xp_system_controller = {
Gregory CLEMENT31af49d2012-06-01 18:21:46 +020044 .rstoutn_mask_offset = 0x60,
45 .system_soft_reset_offset = 0x64,
46 .rstoutn_mask_reset_out_en = 0x1,
47 .system_soft_reset = 0x1,
48};
49
Thomas Petazzonidf863de2014-02-17 15:23:22 +010050static const struct mvebu_system_controller armada_375_system_controller = {
51 .rstoutn_mask_offset = 0x54,
52 .system_soft_reset_offset = 0x58,
53 .rstoutn_mask_reset_out_en = 0x1,
54 .system_soft_reset = 0x1,
55};
56
Jisheng Zhangb12634e2013-11-07 17:02:38 +080057static const struct mvebu_system_controller orion_system_controller = {
Gregory CLEMENT31af49d2012-06-01 18:21:46 +020058 .rstoutn_mask_offset = 0x108,
59 .system_soft_reset_offset = 0x10c,
60 .rstoutn_mask_reset_out_en = 0x4,
61 .system_soft_reset = 0x1,
62};
63
Josh Cartwrighta8cacc02014-02-11 10:24:02 -060064static const struct of_device_id of_system_controller_table[] = {
Gregory CLEMENT31af49d2012-06-01 18:21:46 +020065 {
66 .compatible = "marvell,orion-system-controller",
67 .data = (void *) &orion_system_controller,
68 }, {
69 .compatible = "marvell,armada-370-xp-system-controller",
70 .data = (void *) &armada_370_xp_system_controller,
Thomas Petazzonidf863de2014-02-17 15:23:22 +010071 }, {
72 .compatible = "marvell,armada-375-system-controller",
73 .data = (void *) &armada_375_system_controller,
Gregory CLEMENT31af49d2012-06-01 18:21:46 +020074 },
75 { /* end of list */ },
76};
77
Robin Holt7b6d8642013-07-08 16:01:40 -070078void mvebu_restart(enum reboot_mode mode, const char *cmd)
Gregory CLEMENT31af49d2012-06-01 18:21:46 +020079{
80 if (!system_controller_base) {
81 pr_err("Cannot restart, system-controller not available: check the device tree\n");
82 } else {
83 /*
84 * Enable soft reset to assert RSTOUTn.
85 */
86 writel(mvebu_sc->rstoutn_mask_reset_out_en,
87 system_controller_base +
88 mvebu_sc->rstoutn_mask_offset);
89 /*
90 * Assert soft reset.
91 */
92 writel(mvebu_sc->system_soft_reset,
93 system_controller_base +
94 mvebu_sc->system_soft_reset_offset);
95 }
96
97 while (1)
98 ;
99}
100
101static int __init mvebu_system_controller_init(void)
102{
Josh Cartwrighta8cacc02014-02-11 10:24:02 -0600103 const struct of_device_id *match;
Gregory CLEMENT31af49d2012-06-01 18:21:46 +0200104 struct device_node *np;
105
Josh Cartwrighta8cacc02014-02-11 10:24:02 -0600106 np = of_find_matching_node_and_match(NULL, of_system_controller_table,
107 &match);
Gregory CLEMENT31af49d2012-06-01 18:21:46 +0200108 if (np) {
Gregory CLEMENT31af49d2012-06-01 18:21:46 +0200109 system_controller_base = of_iomap(np, 0);
110 mvebu_sc = (struct mvebu_system_controller *)match->data;
Jisheng Zhangabe511a2013-08-27 12:41:14 +0800111 of_node_put(np);
Gregory CLEMENT31af49d2012-06-01 18:21:46 +0200112 }
113
114 return 0;
115}
116
117arch_initcall(mvebu_system_controller_init);