blob: ca721670bd911a7f38e7516601576067981a3fc7 [file] [log] [blame]
Koen Kooi2ba35492013-09-09 16:29:21 +02001/*
2 * Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/
3 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License version 2 as
6 * published by the Free Software Foundation.
7 */
8/dts-v1/;
9
10#include "am33xx.dtsi"
11#include "am335x-bone-common.dtsi"
12
Nishanth Menon9a15fff2014-09-03 11:03:10 -050013/ {
14 model = "TI AM335x BeagleBone Black";
15 compatible = "ti,am335x-bone-black", "ti,am335x-bone", "ti,am33xx";
16};
17
Koen Kooi2ba35492013-09-09 16:29:21 +020018&ldo3_reg {
19 regulator-min-microvolt = <1800000>;
20 regulator-max-microvolt = <1800000>;
21 regulator-always-on;
22};
Koen Kooi1aac4a92013-09-12 20:35:33 +020023
24&mmc1 {
25 vmmc-supply = <&vmmcsd_fixed>;
26};
27
28&mmc2 {
29 vmmc-supply = <&vmmcsd_fixed>;
30 pinctrl-names = "default";
31 pinctrl-0 = <&emmc_pins>;
32 bus-width = <8>;
33 status = "okay";
Koen Kooi1aac4a92013-09-12 20:35:33 +020034};
Darren Etheridge559a08e2013-09-20 15:01:42 -050035
Dave Gerlachc36e6ec2016-05-18 18:36:28 -050036&cpu0_opp_table {
37 /*
38 * All PG 2.0 silicon may not support 1GHz but some of the early
39 * BeagleBone Blacks have PG 2.0 silicon which is guaranteed
40 * to support 1GHz OPP so enable it for PG 2.0 on this board.
41 */
42 oppnitro@1000000000 {
43 opp-supported-hw = <0x06 0x0100>;
44 };
45};
46
Darren Etheridge559a08e2013-09-20 15:01:42 -050047&am33xx_pinmux {
48 nxp_hdmi_bonelt_pins: nxp_hdmi_bonelt_pins {
49 pinctrl-single,pins = <
Andrew F. Davisdf10ead2015-11-13 10:47:27 -060050 AM33XX_IOPAD(0x9b0, PIN_OUTPUT_PULLDOWN | MUX_MODE3) /* xdma_event_intr0 */
51 AM33XX_IOPAD(0x8a0, PIN_OUTPUT | MUX_MODE0) /* lcd_data0.lcd_data0 */
52 AM33XX_IOPAD(0x8a4, PIN_OUTPUT | MUX_MODE0) /* lcd_data1.lcd_data1 */
53 AM33XX_IOPAD(0x8a8, PIN_OUTPUT | MUX_MODE0) /* lcd_data2.lcd_data2 */
54 AM33XX_IOPAD(0x8ac, PIN_OUTPUT | MUX_MODE0) /* lcd_data3.lcd_data3 */
55 AM33XX_IOPAD(0x8b0, PIN_OUTPUT | MUX_MODE0) /* lcd_data4.lcd_data4 */
56 AM33XX_IOPAD(0x8b4, PIN_OUTPUT | MUX_MODE0) /* lcd_data5.lcd_data5 */
57 AM33XX_IOPAD(0x8b8, PIN_OUTPUT | MUX_MODE0) /* lcd_data6.lcd_data6 */
58 AM33XX_IOPAD(0x8bc, PIN_OUTPUT | MUX_MODE0) /* lcd_data7.lcd_data7 */
59 AM33XX_IOPAD(0x8c0, PIN_OUTPUT | MUX_MODE0) /* lcd_data8.lcd_data8 */
60 AM33XX_IOPAD(0x8c4, PIN_OUTPUT | MUX_MODE0) /* lcd_data9.lcd_data9 */
61 AM33XX_IOPAD(0x8c8, PIN_OUTPUT | MUX_MODE0) /* lcd_data10.lcd_data10 */
62 AM33XX_IOPAD(0x8cc, PIN_OUTPUT | MUX_MODE0) /* lcd_data11.lcd_data11 */
63 AM33XX_IOPAD(0x8d0, PIN_OUTPUT | MUX_MODE0) /* lcd_data12.lcd_data12 */
64 AM33XX_IOPAD(0x8d4, PIN_OUTPUT | MUX_MODE0) /* lcd_data13.lcd_data13 */
65 AM33XX_IOPAD(0x8d8, PIN_OUTPUT | MUX_MODE0) /* lcd_data14.lcd_data14 */
66 AM33XX_IOPAD(0x8dc, PIN_OUTPUT | MUX_MODE0) /* lcd_data15.lcd_data15 */
67 AM33XX_IOPAD(0x8e0, PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* lcd_vsync.lcd_vsync */
68 AM33XX_IOPAD(0x8e4, PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* lcd_hsync.lcd_hsync */
69 AM33XX_IOPAD(0x8e8, PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* lcd_pclk.lcd_pclk */
70 AM33XX_IOPAD(0x8ec, PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* lcd_ac_bias_en.lcd_ac_bias_en */
Darren Etheridge559a08e2013-09-20 15:01:42 -050071 >;
72 };
73 nxp_hdmi_bonelt_off_pins: nxp_hdmi_bonelt_off_pins {
74 pinctrl-single,pins = <
Andrew F. Davisdf10ead2015-11-13 10:47:27 -060075 AM33XX_IOPAD(0x9b0, PIN_OUTPUT_PULLDOWN | MUX_MODE3) /* xdma_event_intr0 */
Darren Etheridge559a08e2013-09-20 15:01:42 -050076 >;
77 };
78};
79
80&lcdc {
81 status = "okay";
Jyri Sarha34c900a2015-05-08 14:27:19 +030082 port {
83 lcdc_0: endpoint@0 {
84 remote-endpoint = <&hdmi_0>;
85 };
86 };
Darren Etheridge559a08e2013-09-20 15:01:42 -050087};
88
Jyri Sarha34c900a2015-05-08 14:27:19 +030089&i2c0 {
90 tda19988 {
91 compatible = "nxp,tda998x";
92 reg = <0x70>;
Darren Etheridge559a08e2013-09-20 15:01:42 -050093 pinctrl-names = "default", "off";
94 pinctrl-0 = <&nxp_hdmi_bonelt_pins>;
95 pinctrl-1 = <&nxp_hdmi_bonelt_off_pins>;
Jyri Sarha34c900a2015-05-08 14:27:19 +030096
97 port {
98 hdmi_0: endpoint@0 {
99 remote-endpoint = <&lcdc_0>;
100 };
101 };
Darren Etheridge559a08e2013-09-20 15:01:42 -0500102 };
103};
Johan Hovold672e2b12014-12-10 15:53:29 -0800104
105&rtc {
Johan Hovold094d3ee2014-12-10 15:54:14 -0800106 system-power-controller;
Johan Hovold672e2b12014-12-10 15:53:29 -0800107};