blob: 541678df90a9829eba1e0f6259c3c3b4dce3b2ee [file] [log] [blame]
Simon Hormand6b51d62013-07-26 09:36:16 +09001/*
2 * Device Tree Source for the Marzen board
3 *
4 * Copyright (C) 2013 Renesas Solutions Corp.
5 * Copyright (C) 2013 Simon Horman
6 *
7 * This file is licensed under the terms of the GNU General Public License
8 * version 2. This program is licensed "as is" without any warranty of any
9 * kind, whether express or implied.
10 */
11
12/dts-v1/;
Laurent Pinchart31c46cb2013-11-09 13:23:53 +010013#include "r8a7779.dtsi"
Simon Hormanbedd6722014-05-15 20:31:58 +090014#include <dt-bindings/gpio/gpio.h>
15#include <dt-bindings/interrupt-controller/irq.h>
Simon Hormand6b51d62013-07-26 09:36:16 +090016
17/ {
18 model = "marzen";
19 compatible = "renesas,marzen", "renesas,r8a7779";
20
Simon Horman6d4abd72014-05-15 20:39:32 +090021 aliases {
Magnus Damm8025e3f2015-08-07 11:45:33 +090022 serial0 = &scif2;
23 serial1 = &scif4;
Simon Horman6d4abd72014-05-15 20:39:32 +090024 };
25
Simon Hormand6b51d62013-07-26 09:36:16 +090026 chosen {
Magnus Damm8025e3f2015-08-07 11:45:33 +090027 bootargs = "ignore_loglevel root=/dev/nfs ip=on";
Geert Uytterhoeven822337d2016-06-14 16:15:22 +020028 stdout-path = "serial0:115200n8";
Simon Hormand6b51d62013-07-26 09:36:16 +090029 };
30
Geert Uytterhoeven983ee3d2016-05-20 09:10:10 +020031 memory@60000000 {
Simon Hormand6b51d62013-07-26 09:36:16 +090032 device_type = "memory";
33 reg = <0x60000000 0x40000000>;
34 };
Simon Hormanbedd6722014-05-15 20:31:58 +090035
Geert Uytterhoeven983ee3d2016-05-20 09:10:10 +020036 fixedregulator3v3: regulator-3v3 {
Simon Hormanbedd6722014-05-15 20:31:58 +090037 compatible = "regulator-fixed";
38 regulator-name = "fixed-3.3V";
39 regulator-min-microvolt = <3300000>;
40 regulator-max-microvolt = <3300000>;
41 regulator-boot-on;
42 regulator-always-on;
43 };
44
Geert Uytterhoevenf92d9dc72015-04-27 14:55:34 +020045 ethernet@18000000 {
Simon Hormanbedd6722014-05-15 20:31:58 +090046 compatible = "smsc,lan9220", "smsc,lan9115";
47 reg = <0x18000000 0x100>;
Geert Uytterhoevenf92d9dc72015-04-27 14:55:34 +020048 pinctrl-0 = <&ethernet_pins>;
Simon Hormanbedd6722014-05-15 20:31:58 +090049 pinctrl-names = "default";
50
51 phy-mode = "mii";
52 interrupt-parent = <&irqpin0>;
53 interrupts = <1 IRQ_TYPE_EDGE_FALLING>;
54 smsc,irq-push-pull;
55 reg-io-width = <4>;
56 vddvario-supply = <&fixedregulator3v3>;
57 vdd33a-supply = <&fixedregulator3v3>;
58 };
59
60 leds {
61 compatible = "gpio-leds";
62 led2 {
63 gpios = <&gpio4 29 GPIO_ACTIVE_HIGH>;
64 };
65 led3 {
66 gpios = <&gpio4 30 GPIO_ACTIVE_HIGH>;
67 };
68 led4 {
69 gpios = <&gpio4 31 GPIO_ACTIVE_HIGH>;
70 };
71 };
Laurent Pincharta7aee3a2014-08-27 11:11:45 +020072
73 vga-encoder {
74 compatible = "adi,adv7123";
75
76 ports {
77 #address-cells = <1>;
78 #size-cells = <0>;
79
80 port@0 {
81 reg = <0>;
82 vga_enc_in: endpoint {
83 remote-endpoint = <&du_out_rgb0>;
84 };
85 };
86 port@1 {
87 reg = <1>;
88 vga_enc_out: endpoint {
89 remote-endpoint = <&vga_in>;
90 };
91 };
92 };
93 };
94
95 vga {
96 compatible = "vga-connector";
97
98 port {
99 vga_in: endpoint {
100 remote-endpoint = <&vga_enc_out>;
101 };
102 };
103 };
104
105 lvds-encoder {
106 compatible = "thine,thc63lvdm83d";
107
108 ports {
109 #address-cells = <1>;
110 #size-cells = <0>;
111
112 port@0 {
113 reg = <0>;
114 lvds_enc_in: endpoint {
115 remote-endpoint = <&du_out_rgb1>;
116 };
117 };
118 port@1 {
119 reg = <1>;
120 lvds_connector: endpoint {
121 };
122 };
123 };
124 };
Laurent Pinchart665d79a2015-02-26 11:21:21 +0200125
126 x3_clk: x3-clock {
127 compatible = "fixed-clock";
128 #clock-cells = <0>;
129 clock-frequency = <65000000>;
130 };
Laurent Pincharta7aee3a2014-08-27 11:11:45 +0200131};
132
133&du {
134 pinctrl-0 = <&du_pins>;
135 pinctrl-names = "default";
136 status = "okay";
137
Laurent Pinchart665d79a2015-02-26 11:21:21 +0200138 clocks = <&mstp1_clks R8A7779_CLK_DU>, <&x3_clk>;
139 clock-names = "du", "dclkin.0";
140
Laurent Pincharta7aee3a2014-08-27 11:11:45 +0200141 ports {
142 port@0 {
143 endpoint {
144 remote-endpoint = <&vga_enc_in>;
145 };
146 };
147 port@1 {
148 endpoint {
149 remote-endpoint = <&lvds_enc_in>;
150 };
151 };
152 };
Simon Hormanbedd6722014-05-15 20:31:58 +0900153};
154
155&irqpin0 {
156 status = "okay";
157};
158
Simon Horman954e42c2014-05-15 20:31:59 +0900159&extal_clk {
160 clock-frequency = <31250000>;
161};
162
Laurent Pinchart5ecd7a52014-07-09 15:12:43 +0200163&tmu0 {
164 status = "okay";
165};
166
Simon Hormanbedd6722014-05-15 20:31:58 +0900167&pfc {
Geert Uytterhoevene50b5ac2016-01-29 11:17:23 +0100168 pinctrl-0 = <&scif_clk_pins>;
169 pinctrl-names = "default";
170
Laurent Pincharta7aee3a2014-08-27 11:11:45 +0200171 du_pins: du {
172 du0 {
Simon Horman8870d132016-03-18 07:54:24 +0900173 groups = "du0_rgb888", "du0_sync_1", "du0_clk_out_0";
174 function = "du0";
Laurent Pincharta7aee3a2014-08-27 11:11:45 +0200175 };
176 du1 {
Simon Horman8870d132016-03-18 07:54:24 +0900177 groups = "du1_rgb666", "du1_sync_1", "du1_clk_out";
178 function = "du1";
Laurent Pincharta7aee3a2014-08-27 11:11:45 +0200179 };
180 };
181
Geert Uytterhoevene50b5ac2016-01-29 11:17:23 +0100182 scif_clk_pins: scif_clk {
Simon Horman8870d132016-03-18 07:54:24 +0900183 groups = "scif_clk_b";
184 function = "scif_clk";
Geert Uytterhoevene50b5ac2016-01-29 11:17:23 +0100185 };
186
Geert Uytterhoevenf92d9dc72015-04-27 14:55:34 +0200187 ethernet_pins: ethernet {
Simon Hormanbedd6722014-05-15 20:31:58 +0900188 intc {
Simon Horman8870d132016-03-18 07:54:24 +0900189 groups = "intc_irq1_b";
190 function = "intc";
Simon Hormanbedd6722014-05-15 20:31:58 +0900191 };
192 lbsc {
Simon Horman8870d132016-03-18 07:54:24 +0900193 groups = "lbsc_ex_cs0";
194 function = "lbsc";
Simon Hormanbedd6722014-05-15 20:31:58 +0900195 };
196 };
197
Geert Uytterhoeven46344362016-06-10 15:00:51 +0200198 scif2_pins: scif2 {
Simon Horman8870d132016-03-18 07:54:24 +0900199 groups = "scif2_data_c";
200 function = "scif2";
Simon Hormanbedd6722014-05-15 20:31:58 +0900201 };
202
Geert Uytterhoeven46344362016-06-10 15:00:51 +0200203 scif4_pins: scif4 {
Simon Horman8870d132016-03-18 07:54:24 +0900204 groups = "scif4_data";
205 function = "scif4";
Simon Hormanbedd6722014-05-15 20:31:58 +0900206 };
207
208 sdhi0_pins: sd0 {
Simon Horman8870d132016-03-18 07:54:24 +0900209 groups = "sdhi0_data4", "sdhi0_ctrl", "sdhi0_cd";
210 function = "sdhi0";
Simon Hormanbedd6722014-05-15 20:31:58 +0900211 };
212
213 hspi0_pins: hspi0 {
Simon Horman8870d132016-03-18 07:54:24 +0900214 groups = "hspi0";
215 function = "hspi0";
Simon Hormanbedd6722014-05-15 20:31:58 +0900216 };
217};
218
Simon Horman6d4abd72014-05-15 20:39:32 +0900219&scif2 {
Simon Horman08af6402014-07-07 08:47:37 +0200220 pinctrl-0 = <&scif2_pins>;
221 pinctrl-names = "default";
Simon Horman6d4abd72014-05-15 20:39:32 +0900222
Simon Horman08af6402014-07-07 08:47:37 +0200223 status = "okay";
Simon Horman6d4abd72014-05-15 20:39:32 +0900224};
225
226&scif4 {
Simon Horman08af6402014-07-07 08:47:37 +0200227 pinctrl-0 = <&scif4_pins>;
228 pinctrl-names = "default";
Simon Horman6d4abd72014-05-15 20:39:32 +0900229
Simon Horman08af6402014-07-07 08:47:37 +0200230 status = "okay";
Simon Horman6d4abd72014-05-15 20:39:32 +0900231};
232
Geert Uytterhoevene50b5ac2016-01-29 11:17:23 +0100233&scif_clk {
234 clock-frequency = <14745600>;
235 status = "okay";
236};
237
Simon Hormanbedd6722014-05-15 20:31:58 +0900238&sdhi0 {
239 pinctrl-0 = <&sdhi0_pins>;
240 pinctrl-names = "default";
241
242 vmmc-supply = <&fixedregulator3v3>;
243 bus-width = <4>;
244 status = "okay";
245};
246
247&hspi0 {
248 pinctrl-0 = <&hspi0_pins>;
249 pinctrl-names = "default";
250 status = "okay";
Simon Hormand6b51d62013-07-26 09:36:16 +0900251};