Linus Walleij | 4980f9b | 2012-09-06 09:08:24 +0100 | [diff] [blame] | 1 | /* |
| 2 | * Device Tree for the ARM Integrator/AP platform |
| 3 | */ |
| 4 | |
| 5 | /dts-v1/; |
| 6 | /include/ "integrator.dtsi" |
| 7 | |
| 8 | / { |
| 9 | model = "ARM Integrator/AP"; |
| 10 | compatible = "arm,integrator-ap"; |
Linus Walleij | e6dc195 | 2014-02-14 10:26:15 +0100 | [diff] [blame] | 11 | dma-ranges = <0x80000000 0x0 0x80000000>; |
Linus Walleij | 4980f9b | 2012-09-06 09:08:24 +0100 | [diff] [blame] | 12 | |
| 13 | aliases { |
| 14 | arm,timer-primary = &timer2; |
| 15 | arm,timer-secondary = &timer1; |
| 16 | }; |
| 17 | |
| 18 | chosen { |
| 19 | bootargs = "root=/dev/ram0 console=ttyAM0,38400n8 earlyprintk"; |
| 20 | }; |
| 21 | |
Linus Walleij | b792985 | 2014-01-10 15:56:05 +0100 | [diff] [blame] | 22 | /* 24 MHz chrystal on the core module */ |
| 23 | xtal24mhz: xtal24mhz@24M { |
| 24 | #clock-cells = <0>; |
| 25 | compatible = "fixed-clock"; |
| 26 | clock-frequency = <24000000>; |
| 27 | }; |
| 28 | |
| 29 | pclk: pclk@0 { |
| 30 | #clock-cells = <0>; |
| 31 | compatible = "fixed-factor-clock"; |
| 32 | clock-div = <1>; |
| 33 | clock-mult = <1>; |
| 34 | clocks = <&xtal24mhz>; |
| 35 | }; |
| 36 | |
| 37 | /* The UART clock is 14.74 MHz divided by an ICS525 */ |
| 38 | uartclk: uartclk@14.74M { |
| 39 | #clock-cells = <0>; |
| 40 | compatible = "fixed-clock"; |
| 41 | clock-frequency = <14745600>; |
Linus Walleij | e272b7e | 2016-08-22 11:16:02 +0200 | [diff] [blame] | 42 | clocks = <&xtal24mhz>; |
Linus Walleij | b792985 | 2014-01-10 15:56:05 +0100 | [diff] [blame] | 43 | }; |
| 44 | |
Linus Walleij | e67ae6b | 2012-11-02 01:31:10 +0100 | [diff] [blame] | 45 | syscon { |
Linus Walleij | df36680 | 2013-10-10 18:24:58 +0200 | [diff] [blame] | 46 | compatible = "arm,integrator-ap-syscon"; |
Linus Walleij | e67ae6b | 2012-11-02 01:31:10 +0100 | [diff] [blame] | 47 | reg = <0x11000000 0x100>; |
Linus Walleij | a672025 | 2013-06-15 23:56:32 +0200 | [diff] [blame] | 48 | interrupt-parent = <&pic>; |
| 49 | /* These are the logical module IRQs */ |
| 50 | interrupts = <9>, <10>, <11>, <12>; |
Linus Walleij | 49eb1ef | 2016-08-22 11:16:57 +0200 | [diff] [blame^] | 51 | |
| 52 | /* |
| 53 | * SYSCLK clocks PCIv3 bridge, system controller and the |
| 54 | * logic modules. |
| 55 | */ |
| 56 | sysclk: apsys@24M { |
| 57 | compatible = "arm,syscon-icst525-integratorap-sys"; |
| 58 | #clock-cells = <0>; |
| 59 | lock-offset = <0x1c>; |
| 60 | vco-offset = <0x04>; |
| 61 | clocks = <&xtal24mhz>; |
| 62 | }; |
| 63 | |
| 64 | /* One-bit control for the PCI bus clock (33 or 25 MHz) */ |
| 65 | pciclk: pciclk@24M { |
| 66 | compatible = "arm,syscon-icst525-integratorap-pci"; |
| 67 | #clock-cells = <0>; |
| 68 | lock-offset = <0x1c>; |
| 69 | vco-offset = <0x04>; |
| 70 | clocks = <&xtal24mhz>; |
| 71 | }; |
Linus Walleij | e67ae6b | 2012-11-02 01:31:10 +0100 | [diff] [blame] | 72 | }; |
| 73 | |
Linus Walleij | 4980f9b | 2012-09-06 09:08:24 +0100 | [diff] [blame] | 74 | timer0: timer@13000000 { |
| 75 | compatible = "arm,integrator-timer"; |
Linus Walleij | b792985 | 2014-01-10 15:56:05 +0100 | [diff] [blame] | 76 | clocks = <&xtal24mhz>; |
Linus Walleij | 4980f9b | 2012-09-06 09:08:24 +0100 | [diff] [blame] | 77 | }; |
| 78 | |
| 79 | timer1: timer@13000100 { |
| 80 | compatible = "arm,integrator-timer"; |
Linus Walleij | b792985 | 2014-01-10 15:56:05 +0100 | [diff] [blame] | 81 | clocks = <&xtal24mhz>; |
Linus Walleij | 4980f9b | 2012-09-06 09:08:24 +0100 | [diff] [blame] | 82 | }; |
| 83 | |
| 84 | timer2: timer@13000200 { |
| 85 | compatible = "arm,integrator-timer"; |
Linus Walleij | b792985 | 2014-01-10 15:56:05 +0100 | [diff] [blame] | 86 | clocks = <&xtal24mhz>; |
Linus Walleij | 4980f9b | 2012-09-06 09:08:24 +0100 | [diff] [blame] | 87 | }; |
| 88 | |
| 89 | pic: pic@14000000 { |
| 90 | valid-mask = <0x003fffff>; |
| 91 | }; |
Linus Walleij | 4672cdd | 2012-09-06 09:08:47 +0100 | [diff] [blame] | 92 | |
Linus Walleij | f55b2b5 | 2013-03-01 02:20:55 +0100 | [diff] [blame] | 93 | pci: pciv3@62000000 { |
| 94 | compatible = "v3,v360epc-pci"; |
| 95 | #interrupt-cells = <1>; |
| 96 | #size-cells = <2>; |
| 97 | #address-cells = <3>; |
| 98 | reg = <0x62000000 0x10000>; |
| 99 | interrupt-parent = <&pic>; |
| 100 | interrupts = <17>; /* Bus error IRQ */ |
| 101 | ranges = <0x00000000 0 0x61000000 /* config space */ |
| 102 | 0x61000000 0 0x00100000 /* 16 MiB @ 61000000 */ |
Linus Walleij | 56ce3ff | 2013-06-26 01:05:38 +0200 | [diff] [blame] | 103 | 0x01000000 0 0x0 /* I/O space */ |
Linus Walleij | f55b2b5 | 2013-03-01 02:20:55 +0100 | [diff] [blame] | 104 | 0x60000000 0 0x00100000 /* 16 MiB @ 60000000 */ |
Linus Walleij | 56ce3ff | 2013-06-26 01:05:38 +0200 | [diff] [blame] | 105 | 0x02000000 0 0x00000000 /* non-prefectable memory */ |
Linus Walleij | f55b2b5 | 2013-03-01 02:20:55 +0100 | [diff] [blame] | 106 | 0x40000000 0 0x10000000 /* 256 MiB @ 40000000 */ |
Linus Walleij | 56ce3ff | 2013-06-26 01:05:38 +0200 | [diff] [blame] | 107 | 0x42000000 0 0x10000000 /* prefetchable memory */ |
Linus Walleij | f55b2b5 | 2013-03-01 02:20:55 +0100 | [diff] [blame] | 108 | 0x50000000 0 0x10000000>; /* 256 MiB @ 50000000 */ |
| 109 | interrupt-map-mask = <0xf800 0 0 0x7>; |
| 110 | interrupt-map = < |
| 111 | /* IDSEL 9 */ |
| 112 | 0x4800 0 0 1 &pic 13 /* INT A on slot 9 is irq 13 */ |
| 113 | 0x4800 0 0 2 &pic 14 /* INT B on slot 9 is irq 14 */ |
| 114 | 0x4800 0 0 3 &pic 15 /* INT C on slot 9 is irq 15 */ |
| 115 | 0x4800 0 0 4 &pic 16 /* INT D on slot 9 is irq 16 */ |
| 116 | /* IDSEL 10 */ |
| 117 | 0x5000 0 0 1 &pic 14 /* INT A on slot 10 is irq 14 */ |
| 118 | 0x5000 0 0 2 &pic 15 /* INT B on slot 10 is irq 15 */ |
| 119 | 0x5000 0 0 3 &pic 16 /* INT C on slot 10 is irq 16 */ |
| 120 | 0x5000 0 0 4 &pic 13 /* INT D on slot 10 is irq 13 */ |
| 121 | /* IDSEL 11 */ |
| 122 | 0x5800 0 0 1 &pic 15 /* INT A on slot 11 is irq 15 */ |
| 123 | 0x5800 0 0 2 &pic 16 /* INT B on slot 11 is irq 16 */ |
| 124 | 0x5800 0 0 3 &pic 13 /* INT C on slot 11 is irq 13 */ |
| 125 | 0x5800 0 0 4 &pic 14 /* INT D on slot 11 is irq 14 */ |
| 126 | /* IDSEL 12 */ |
| 127 | 0x6000 0 0 1 &pic 16 /* INT A on slot 12 is irq 16 */ |
| 128 | 0x6000 0 0 2 &pic 13 /* INT B on slot 12 is irq 13 */ |
| 129 | 0x6000 0 0 3 &pic 14 /* INT C on slot 12 is irq 14 */ |
| 130 | 0x6000 0 0 4 &pic 15 /* INT D on slot 12 is irq 15 */ |
| 131 | >; |
| 132 | }; |
| 133 | |
Linus Walleij | 4672cdd | 2012-09-06 09:08:47 +0100 | [diff] [blame] | 134 | fpga { |
| 135 | /* |
| 136 | * The Integator/AP predates the idea to have magic numbers |
| 137 | * identifying the PrimeCell in hardware, thus we have to |
| 138 | * supply these from the device tree. |
| 139 | */ |
| 140 | rtc: rtc@15000000 { |
| 141 | compatible = "arm,pl030", "arm,primecell"; |
| 142 | arm,primecell-periphid = <0x00041030>; |
Linus Walleij | b792985 | 2014-01-10 15:56:05 +0100 | [diff] [blame] | 143 | clocks = <&pclk>; |
| 144 | clock-names = "apb_pclk"; |
Linus Walleij | 4672cdd | 2012-09-06 09:08:47 +0100 | [diff] [blame] | 145 | }; |
| 146 | |
| 147 | uart0: uart@16000000 { |
| 148 | compatible = "arm,pl010", "arm,primecell"; |
| 149 | arm,primecell-periphid = <0x00041010>; |
Linus Walleij | b792985 | 2014-01-10 15:56:05 +0100 | [diff] [blame] | 150 | clocks = <&uartclk>, <&pclk>; |
| 151 | clock-names = "uartclk", "apb_pclk"; |
Linus Walleij | 4672cdd | 2012-09-06 09:08:47 +0100 | [diff] [blame] | 152 | }; |
| 153 | |
| 154 | uart1: uart@17000000 { |
| 155 | compatible = "arm,pl010", "arm,primecell"; |
| 156 | arm,primecell-periphid = <0x00041010>; |
Linus Walleij | b792985 | 2014-01-10 15:56:05 +0100 | [diff] [blame] | 157 | clocks = <&uartclk>, <&pclk>; |
| 158 | clock-names = "uartclk", "apb_pclk"; |
Linus Walleij | 4672cdd | 2012-09-06 09:08:47 +0100 | [diff] [blame] | 159 | }; |
| 160 | |
| 161 | kmi0: kmi@18000000 { |
| 162 | compatible = "arm,pl050", "arm,primecell"; |
| 163 | arm,primecell-periphid = <0x00041050>; |
Linus Walleij | b792985 | 2014-01-10 15:56:05 +0100 | [diff] [blame] | 164 | clocks = <&xtal24mhz>, <&pclk>; |
| 165 | clock-names = "KMIREFCLK", "apb_pclk"; |
Linus Walleij | 4672cdd | 2012-09-06 09:08:47 +0100 | [diff] [blame] | 166 | }; |
| 167 | |
| 168 | kmi1: kmi@19000000 { |
| 169 | compatible = "arm,pl050", "arm,primecell"; |
| 170 | arm,primecell-periphid = <0x00041050>; |
Linus Walleij | b792985 | 2014-01-10 15:56:05 +0100 | [diff] [blame] | 171 | clocks = <&xtal24mhz>, <&pclk>; |
| 172 | clock-names = "KMIREFCLK", "apb_pclk"; |
Linus Walleij | 4672cdd | 2012-09-06 09:08:47 +0100 | [diff] [blame] | 173 | }; |
| 174 | }; |
Linus Walleij | 4980f9b | 2012-09-06 09:08:24 +0100 | [diff] [blame] | 175 | }; |