blob: 2308508beba032e5e2bb123218dacb7917406515 [file] [log] [blame]
Catalin Marinas1d18c472012-03-05 11:49:27 +00001/*
2 * Based on arch/arm/mm/fault.c
3 *
4 * Copyright (C) 1995 Linus Torvalds
5 * Copyright (C) 1995-2004 Russell King
6 * Copyright (C) 2012 ARM Ltd.
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11 *
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with this program. If not, see <http://www.gnu.org/licenses/>.
19 */
20
Paul Gortmaker0edfa832016-09-19 17:38:55 -040021#include <linux/extable.h>
Catalin Marinas1d18c472012-03-05 11:49:27 +000022#include <linux/signal.h>
23#include <linux/mm.h>
24#include <linux/hardirq.h>
25#include <linux/init.h>
26#include <linux/kprobes.h>
27#include <linux/uaccess.h>
28#include <linux/page-flags.h>
29#include <linux/sched.h>
30#include <linux/highmem.h>
31#include <linux/perf_event.h>
James Morse7209c862016-10-18 11:27:47 +010032#include <linux/preempt.h>
Catalin Marinas1d18c472012-03-05 11:49:27 +000033
James Morse7209c862016-10-18 11:27:47 +010034#include <asm/bug.h>
James Morse338d4f42015-07-22 19:05:54 +010035#include <asm/cpufeature.h>
Catalin Marinas1d18c472012-03-05 11:49:27 +000036#include <asm/exception.h>
37#include <asm/debug-monitors.h>
Catalin Marinas91413002014-04-06 23:04:12 +010038#include <asm/esr.h>
James Morse338d4f42015-07-22 19:05:54 +010039#include <asm/sysreg.h>
Catalin Marinas1d18c472012-03-05 11:49:27 +000040#include <asm/system_misc.h>
41#include <asm/pgtable.h>
42#include <asm/tlbflush.h>
43
Victor Kamensky3715dbf2017-04-03 22:51:01 -070044struct fault_info {
45 int (*fn)(unsigned long addr, unsigned int esr,
46 struct pt_regs *regs);
47 int sig;
48 int code;
49 const char *name;
50};
51
52static const struct fault_info fault_info[];
53
54static inline const struct fault_info *esr_to_fault_info(unsigned int esr)
55{
56 return fault_info + (esr & 63);
57}
Catalin Marinas3495386b2012-10-24 16:34:02 +010058
Sandeepa Prabhu2dd0e8d2016-07-08 12:35:48 -040059#ifdef CONFIG_KPROBES
60static inline int notify_page_fault(struct pt_regs *regs, unsigned int esr)
61{
62 int ret = 0;
63
64 /* kprobe_running() needs smp_processor_id() */
65 if (!user_mode(regs)) {
66 preempt_disable();
67 if (kprobe_running() && kprobe_fault_handler(regs, esr))
68 ret = 1;
69 preempt_enable();
70 }
71
72 return ret;
73}
74#else
75static inline int notify_page_fault(struct pt_regs *regs, unsigned int esr)
76{
77 return 0;
78}
79#endif
80
Catalin Marinas1d18c472012-03-05 11:49:27 +000081/*
Kristina Martsenko9cec5be2017-06-09 16:35:52 +010082 * Dump out the page tables associated with 'addr' in the currently active mm.
Catalin Marinas1d18c472012-03-05 11:49:27 +000083 */
Kristina Martsenko9cec5be2017-06-09 16:35:52 +010084void show_pte(unsigned long addr)
Catalin Marinas1d18c472012-03-05 11:49:27 +000085{
Kristina Martsenko9cec5be2017-06-09 16:35:52 +010086 struct mm_struct *mm;
Catalin Marinas1d18c472012-03-05 11:49:27 +000087 pgd_t *pgd;
88
Kristina Martsenko9cec5be2017-06-09 16:35:52 +010089 if (addr < TASK_SIZE) {
90 /* TTBR0 */
91 mm = current->active_mm;
92 if (mm == &init_mm) {
93 pr_alert("[%016lx] user address but active_mm is swapper\n",
94 addr);
95 return;
96 }
97 } else if (addr >= VA_START) {
98 /* TTBR1 */
Catalin Marinas1d18c472012-03-05 11:49:27 +000099 mm = &init_mm;
Kristina Martsenko9cec5be2017-06-09 16:35:52 +0100100 } else {
101 pr_alert("[%016lx] address between user and kernel address ranges\n",
102 addr);
103 return;
104 }
Catalin Marinas1d18c472012-03-05 11:49:27 +0000105
106 pr_alert("pgd = %p\n", mm->pgd);
107 pgd = pgd_offset(mm, addr);
Kristina Martsenko9cec5be2017-06-09 16:35:52 +0100108 pr_alert("[%016lx] *pgd=%016llx", addr, pgd_val(*pgd));
Catalin Marinas1d18c472012-03-05 11:49:27 +0000109
110 do {
111 pud_t *pud;
112 pmd_t *pmd;
113 pte_t *pte;
114
Steve Capper4339e3f32013-04-19 15:49:31 +0100115 if (pgd_none(*pgd) || pgd_bad(*pgd))
Catalin Marinas1d18c472012-03-05 11:49:27 +0000116 break;
117
118 pud = pud_offset(pgd, addr);
Mark Rutlande95ec352017-01-03 14:27:26 +0000119 pr_cont(", *pud=%016llx", pud_val(*pud));
Steve Capper4339e3f32013-04-19 15:49:31 +0100120 if (pud_none(*pud) || pud_bad(*pud))
Catalin Marinas1d18c472012-03-05 11:49:27 +0000121 break;
122
123 pmd = pmd_offset(pud, addr);
Mark Rutlande95ec352017-01-03 14:27:26 +0000124 pr_cont(", *pmd=%016llx", pmd_val(*pmd));
Steve Capper4339e3f32013-04-19 15:49:31 +0100125 if (pmd_none(*pmd) || pmd_bad(*pmd))
Catalin Marinas1d18c472012-03-05 11:49:27 +0000126 break;
127
128 pte = pte_offset_map(pmd, addr);
Mark Rutlande95ec352017-01-03 14:27:26 +0000129 pr_cont(", *pte=%016llx", pte_val(*pte));
Catalin Marinas1d18c472012-03-05 11:49:27 +0000130 pte_unmap(pte);
131 } while(0);
132
Mark Rutlande95ec352017-01-03 14:27:26 +0000133 pr_cont("\n");
Catalin Marinas1d18c472012-03-05 11:49:27 +0000134}
135
Catalin Marinas66dbd6e2016-04-13 16:01:22 +0100136#ifdef CONFIG_ARM64_HW_AFDBM
137/*
138 * This function sets the access flags (dirty, accessed), as well as write
139 * permission, and only to a more permissive setting.
140 *
141 * It needs to cope with hardware update of the accessed/dirty state by other
142 * agents in the system and can safely skip the __sync_icache_dcache() call as,
143 * like set_pte_at(), the PTE is never changed from no-exec to exec here.
144 *
145 * Returns whether or not the PTE actually changed.
146 */
147int ptep_set_access_flags(struct vm_area_struct *vma,
148 unsigned long address, pte_t *ptep,
149 pte_t entry, int dirty)
150{
151 pteval_t old_pteval;
152 unsigned int tmp;
153
154 if (pte_same(*ptep, entry))
155 return 0;
156
157 /* only preserve the access flags and write permission */
158 pte_val(entry) &= PTE_AF | PTE_WRITE | PTE_DIRTY;
159
160 /*
161 * PTE_RDONLY is cleared by default in the asm below, so set it in
162 * back if necessary (read-only or clean PTE).
163 */
Will Deacon0106d452016-06-07 17:55:15 +0100164 if (!pte_write(entry) || !pte_sw_dirty(entry))
Catalin Marinas66dbd6e2016-04-13 16:01:22 +0100165 pte_val(entry) |= PTE_RDONLY;
166
167 /*
168 * Setting the flags must be done atomically to avoid racing with the
169 * hardware update of the access/dirty state.
170 */
171 asm volatile("// ptep_set_access_flags\n"
172 " prfm pstl1strm, %2\n"
173 "1: ldxr %0, %2\n"
174 " and %0, %0, %3 // clear PTE_RDONLY\n"
175 " orr %0, %0, %4 // set flags\n"
176 " stxr %w1, %0, %2\n"
177 " cbnz %w1, 1b\n"
178 : "=&r" (old_pteval), "=&r" (tmp), "+Q" (pte_val(*ptep))
179 : "L" (~PTE_RDONLY), "r" (pte_val(entry)));
180
181 flush_tlb_fix_spurious_fault(vma, address);
182 return 1;
183}
184#endif
185
Laura Abbott9adeb8e2016-08-09 18:25:26 -0700186static bool is_el1_instruction_abort(unsigned int esr)
187{
188 return ESR_ELx_EC(esr) == ESR_ELx_EC_IABT_CUR;
189}
190
Catalin Marinas1d18c472012-03-05 11:49:27 +0000191/*
192 * The kernel tried to access some page that wasn't present.
193 */
Kristina Martsenko9cec5be2017-06-09 16:35:52 +0100194static void __do_kernel_fault(unsigned long addr, unsigned int esr,
195 struct pt_regs *regs)
Catalin Marinas1d18c472012-03-05 11:49:27 +0000196{
197 /*
198 * Are we prepared to handle this kernel fault?
Laura Abbott9adeb8e2016-08-09 18:25:26 -0700199 * We are almost certainly not prepared to handle instruction faults.
Catalin Marinas1d18c472012-03-05 11:49:27 +0000200 */
Laura Abbott9adeb8e2016-08-09 18:25:26 -0700201 if (!is_el1_instruction_abort(esr) && fixup_exception(regs))
Catalin Marinas1d18c472012-03-05 11:49:27 +0000202 return;
203
204 /*
205 * No handler, we'll have to terminate things with extreme prejudice.
206 */
207 bust_spinlocks(1);
208 pr_alert("Unable to handle kernel %s at virtual address %08lx\n",
209 (addr < PAGE_SIZE) ? "NULL pointer dereference" :
210 "paging request", addr);
211
Kristina Martsenko9cec5be2017-06-09 16:35:52 +0100212 show_pte(addr);
Catalin Marinas1d18c472012-03-05 11:49:27 +0000213 die("Oops", regs, esr);
214 bust_spinlocks(0);
215 do_exit(SIGKILL);
216}
217
218/*
219 * Something tried to access memory that isn't in our memory map. User mode
220 * accesses just cause a SIGSEGV
221 */
222static void __do_user_fault(struct task_struct *tsk, unsigned long addr,
223 unsigned int esr, unsigned int sig, int code,
224 struct pt_regs *regs)
225{
226 struct siginfo si;
Victor Kamensky3715dbf2017-04-03 22:51:01 -0700227 const struct fault_info *inf;
Catalin Marinas1d18c472012-03-05 11:49:27 +0000228
Suzuki K. Poulosef871d262015-07-03 15:08:08 +0100229 if (unhandled_signal(tsk, sig) && show_unhandled_signals_ratelimited()) {
Victor Kamensky3715dbf2017-04-03 22:51:01 -0700230 inf = esr_to_fault_info(esr);
Catalin Marinas3495386b2012-10-24 16:34:02 +0100231 pr_info("%s[%d]: unhandled %s (%d) at 0x%08lx, esr 0x%03x\n",
Victor Kamensky3715dbf2017-04-03 22:51:01 -0700232 tsk->comm, task_pid_nr(tsk), inf->name, sig,
Catalin Marinas3495386b2012-10-24 16:34:02 +0100233 addr, esr);
Catalin Marinas1d18c472012-03-05 11:49:27 +0000234 show_regs(regs);
235 }
236
237 tsk->thread.fault_address = addr;
Catalin Marinas91413002014-04-06 23:04:12 +0100238 tsk->thread.fault_code = esr;
Catalin Marinas1d18c472012-03-05 11:49:27 +0000239 si.si_signo = sig;
240 si.si_errno = 0;
241 si.si_code = code;
242 si.si_addr = (void __user *)addr;
243 force_sig_info(sig, &si, tsk);
244}
245
Catalin Marinas59f67e12013-09-16 15:18:28 +0100246static void do_bad_area(unsigned long addr, unsigned int esr, struct pt_regs *regs)
Catalin Marinas1d18c472012-03-05 11:49:27 +0000247{
248 struct task_struct *tsk = current;
Victor Kamensky3715dbf2017-04-03 22:51:01 -0700249 const struct fault_info *inf;
Catalin Marinas1d18c472012-03-05 11:49:27 +0000250
251 /*
252 * If we are in kernel mode at this point, we have no context to
253 * handle this fault with.
254 */
Victor Kamensky3715dbf2017-04-03 22:51:01 -0700255 if (user_mode(regs)) {
256 inf = esr_to_fault_info(esr);
257 __do_user_fault(tsk, addr, esr, inf->sig, inf->code, regs);
258 } else
Kristina Martsenko9cec5be2017-06-09 16:35:52 +0100259 __do_kernel_fault(addr, esr, regs);
Catalin Marinas1d18c472012-03-05 11:49:27 +0000260}
261
262#define VM_FAULT_BADMAP 0x010000
263#define VM_FAULT_BADACCESS 0x020000
264
Catalin Marinas1d18c472012-03-05 11:49:27 +0000265static int __do_page_fault(struct mm_struct *mm, unsigned long addr,
Will Deacondb6f4102013-07-19 15:37:12 +0100266 unsigned int mm_flags, unsigned long vm_flags,
Catalin Marinas1d18c472012-03-05 11:49:27 +0000267 struct task_struct *tsk)
268{
269 struct vm_area_struct *vma;
270 int fault;
271
272 vma = find_vma(mm, addr);
273 fault = VM_FAULT_BADMAP;
274 if (unlikely(!vma))
275 goto out;
276 if (unlikely(vma->vm_start > addr))
277 goto check_stack;
278
279 /*
280 * Ok, we have a good vm_area for this memory access, so we can handle
281 * it.
282 */
283good_area:
Will Deacondb6f4102013-07-19 15:37:12 +0100284 /*
285 * Check that the permissions on the VMA allow for the fault which
Catalin Marinascab15ce2016-08-11 18:44:50 +0100286 * occurred.
Will Deacondb6f4102013-07-19 15:37:12 +0100287 */
288 if (!(vma->vm_flags & vm_flags)) {
Catalin Marinas1d18c472012-03-05 11:49:27 +0000289 fault = VM_FAULT_BADACCESS;
290 goto out;
291 }
292
Kirill A. Shutemovdcddffd2016-07-26 15:25:18 -0700293 return handle_mm_fault(vma, addr & PAGE_MASK, mm_flags);
Catalin Marinas1d18c472012-03-05 11:49:27 +0000294
295check_stack:
296 if (vma->vm_flags & VM_GROWSDOWN && !expand_stack(vma, addr))
297 goto good_area;
298out:
299 return fault;
300}
301
Catalin Marinas27b729b2016-07-01 18:22:39 +0100302static inline bool is_permission_fault(unsigned int esr, struct pt_regs *regs)
James Morse57f49592016-02-05 14:58:48 +0000303{
Mark Rutland275f3442016-05-31 12:33:01 +0100304 unsigned int ec = ESR_ELx_EC(esr);
James Morse57f49592016-02-05 14:58:48 +0000305 unsigned int fsc_type = esr & ESR_ELx_FSC_TYPE;
306
Catalin Marinas27b729b2016-07-01 18:22:39 +0100307 if (ec != ESR_ELx_EC_DABT_CUR && ec != ESR_ELx_EC_IABT_CUR)
308 return false;
309
310 if (system_uses_ttbr0_pan())
311 return fsc_type == ESR_ELx_FSC_FAULT &&
312 (regs->pstate & PSR_PAN_BIT);
313 else
314 return fsc_type == ESR_ELx_FSC_PERM;
James Morse57f49592016-02-05 14:58:48 +0000315}
316
Mark Rutland541ec872016-05-31 12:33:03 +0100317static bool is_el0_instruction_abort(unsigned int esr)
318{
319 return ESR_ELx_EC(esr) == ESR_ELx_EC_IABT_LOW;
320}
321
Catalin Marinas1d18c472012-03-05 11:49:27 +0000322static int __kprobes do_page_fault(unsigned long addr, unsigned int esr,
323 struct pt_regs *regs)
324{
325 struct task_struct *tsk;
326 struct mm_struct *mm;
327 int fault, sig, code;
Catalin Marinas68f90322020-01-06 14:35:39 +0000328 unsigned long vm_flags = VM_READ | VM_WRITE | VM_EXEC;
Will Deacondb6f4102013-07-19 15:37:12 +0100329 unsigned int mm_flags = FAULT_FLAG_ALLOW_RETRY | FAULT_FLAG_KILLABLE;
330
Sandeepa Prabhu2dd0e8d2016-07-08 12:35:48 -0400331 if (notify_page_fault(regs, esr))
332 return 0;
333
Catalin Marinas1d18c472012-03-05 11:49:27 +0000334 tsk = current;
335 mm = tsk->mm;
336
Catalin Marinas1d18c472012-03-05 11:49:27 +0000337 /*
338 * If we're in an interrupt or have no user context, we must not take
339 * the fault.
340 */
David Hildenbrand70ffdb92015-05-11 17:52:11 +0200341 if (faulthandler_disabled() || !mm)
Catalin Marinas1d18c472012-03-05 11:49:27 +0000342 goto no_context;
343
Johannes Weiner759496b2013-09-12 15:13:39 -0700344 if (user_mode(regs))
345 mm_flags |= FAULT_FLAG_USER;
346
Mark Rutland541ec872016-05-31 12:33:03 +0100347 if (is_el0_instruction_abort(esr)) {
Johannes Weiner759496b2013-09-12 15:13:39 -0700348 vm_flags = VM_EXEC;
Mark Rutlandaed40e02014-11-24 12:31:40 +0000349 } else if ((esr & ESR_ELx_WNR) && !(esr & ESR_ELx_CM)) {
Johannes Weiner759496b2013-09-12 15:13:39 -0700350 vm_flags = VM_WRITE;
351 mm_flags |= FAULT_FLAG_WRITE;
352 }
353
Greg Hackmannb4c14c22018-04-20 10:06:49 -0700354 if (addr < TASK_SIZE && is_permission_fault(esr, regs)) {
James Morsee19a6ee2016-06-20 18:28:01 +0100355 /* regs->orig_addr_limit may be 0 if we entered from EL0 */
356 if (regs->orig_addr_limit == KERNEL_DS)
Catalin Marinas70c8abc2016-02-19 14:28:58 +0000357 die("Accessing user space memory with fs=KERNEL_DS", regs, esr);
James Morse70544192016-02-05 14:58:50 +0000358
Laura Abbott9adeb8e2016-08-09 18:25:26 -0700359 if (is_el1_instruction_abort(esr))
360 die("Attempting to execute userspace memory", regs, esr);
361
James Morse57f49592016-02-05 14:58:48 +0000362 if (!search_exception_tables(regs->pc))
Catalin Marinas70c8abc2016-02-19 14:28:58 +0000363 die("Accessing user space memory outside uaccess.h routines", regs, esr);
James Morse57f49592016-02-05 14:58:48 +0000364 }
James Morse338d4f42015-07-22 19:05:54 +0100365
366 /*
Catalin Marinas1d18c472012-03-05 11:49:27 +0000367 * As per x86, we may deadlock here. However, since the kernel only
368 * validly references user space from well defined areas of the code,
369 * we can bug out early if this is from code which shouldn't.
370 */
371 if (!down_read_trylock(&mm->mmap_sem)) {
372 if (!user_mode(regs) && !search_exception_tables(regs->pc))
373 goto no_context;
374retry:
375 down_read(&mm->mmap_sem);
376 } else {
377 /*
378 * The above down_read_trylock() might have succeeded in which
379 * case, we'll have missed the might_sleep() from down_read().
380 */
381 might_sleep();
382#ifdef CONFIG_DEBUG_VM
383 if (!user_mode(regs) && !search_exception_tables(regs->pc))
384 goto no_context;
385#endif
386 }
387
Will Deacondb6f4102013-07-19 15:37:12 +0100388 fault = __do_page_fault(mm, addr, mm_flags, vm_flags, tsk);
Catalin Marinas1d18c472012-03-05 11:49:27 +0000389
390 /*
391 * If we need to retry but a fatal signal is pending, handle the
392 * signal first. We do not need to release the mmap_sem because it
393 * would already be released in __lock_page_or_retry in mm/filemap.c.
394 */
Mark Rutland509d8b52017-07-11 15:19:22 +0100395 if ((fault & VM_FAULT_RETRY) && fatal_signal_pending(current)) {
396 if (!user_mode(regs))
397 goto no_context;
Catalin Marinas1d18c472012-03-05 11:49:27 +0000398 return 0;
Mark Rutland509d8b52017-07-11 15:19:22 +0100399 }
Catalin Marinas1d18c472012-03-05 11:49:27 +0000400
401 /*
402 * Major/minor page fault accounting is only done on the initial
403 * attempt. If we go through a retry, it is extremely likely that the
404 * page will be found in page cache at that point.
405 */
406
407 perf_sw_event(PERF_COUNT_SW_PAGE_FAULTS, 1, regs, addr);
Will Deacondb6f4102013-07-19 15:37:12 +0100408 if (mm_flags & FAULT_FLAG_ALLOW_RETRY) {
Catalin Marinas1d18c472012-03-05 11:49:27 +0000409 if (fault & VM_FAULT_MAJOR) {
410 tsk->maj_flt++;
411 perf_sw_event(PERF_COUNT_SW_PAGE_FAULTS_MAJ, 1, regs,
412 addr);
413 } else {
414 tsk->min_flt++;
415 perf_sw_event(PERF_COUNT_SW_PAGE_FAULTS_MIN, 1, regs,
416 addr);
417 }
418 if (fault & VM_FAULT_RETRY) {
419 /*
420 * Clear FAULT_FLAG_ALLOW_RETRY to avoid any risk of
421 * starvation.
422 */
Will Deacondb6f4102013-07-19 15:37:12 +0100423 mm_flags &= ~FAULT_FLAG_ALLOW_RETRY;
Mark Salyzyn569ba742015-09-21 21:39:50 +0100424 mm_flags |= FAULT_FLAG_TRIED;
Catalin Marinas1d18c472012-03-05 11:49:27 +0000425 goto retry;
426 }
427 }
428
429 up_read(&mm->mmap_sem);
430
431 /*
Jan Kara0e8fb932016-03-17 14:19:55 -0700432 * Handle the "normal" case first - VM_FAULT_MAJOR
Catalin Marinas1d18c472012-03-05 11:49:27 +0000433 */
434 if (likely(!(fault & (VM_FAULT_ERROR | VM_FAULT_BADMAP |
435 VM_FAULT_BADACCESS))))
436 return 0;
437
Johannes Weiner87134102013-09-12 15:13:38 -0700438 /*
439 * If we are in kernel mode at this point, we have no context to
440 * handle this fault with.
441 */
442 if (!user_mode(regs))
443 goto no_context;
444
Catalin Marinas1d18c472012-03-05 11:49:27 +0000445 if (fault & VM_FAULT_OOM) {
446 /*
447 * We ran out of memory, call the OOM killer, and return to
448 * userspace (which will retry the fault, or kill us if we got
449 * oom-killed).
450 */
451 pagefault_out_of_memory();
452 return 0;
453 }
454
Catalin Marinas1d18c472012-03-05 11:49:27 +0000455 if (fault & VM_FAULT_SIGBUS) {
456 /*
457 * We had some memory, but were unable to successfully fix up
458 * this page fault.
459 */
460 sig = SIGBUS;
461 code = BUS_ADRERR;
462 } else {
463 /*
464 * Something tried to access memory that isn't in our memory
465 * map.
466 */
467 sig = SIGSEGV;
468 code = fault == VM_FAULT_BADACCESS ?
469 SEGV_ACCERR : SEGV_MAPERR;
470 }
471
472 __do_user_fault(tsk, addr, esr, sig, code, regs);
473 return 0;
474
475no_context:
Kristina Martsenko9cec5be2017-06-09 16:35:52 +0100476 __do_kernel_fault(addr, esr, regs);
Catalin Marinas1d18c472012-03-05 11:49:27 +0000477 return 0;
478}
479
480/*
481 * First Level Translation Fault Handler
482 *
483 * We enter here because the first level page table doesn't contain a valid
484 * entry for the address.
485 *
486 * If the address is in kernel space (>= TASK_SIZE), then we are probably
487 * faulting in the vmalloc() area.
488 *
489 * If the init_task's first level page tables contains the relevant entry, we
490 * copy the it to this task. If not, we send the process a signal, fixup the
491 * exception, or oops the kernel.
492 *
493 * NOTE! We MUST NOT take any locks for this case. We may be in an interrupt
494 * or a critical region, and should only copy the information from the master
495 * page table, nothing more.
496 */
497static int __kprobes do_translation_fault(unsigned long addr,
498 unsigned int esr,
499 struct pt_regs *regs)
500{
501 if (addr < TASK_SIZE)
502 return do_page_fault(addr, esr, regs);
503
504 do_bad_area(addr, esr, regs);
505 return 0;
506}
507
EunTaik Lee52d75232016-02-16 04:44:35 +0000508static int do_alignment_fault(unsigned long addr, unsigned int esr,
509 struct pt_regs *regs)
510{
511 do_bad_area(addr, esr, regs);
512 return 0;
513}
514
Catalin Marinas1d18c472012-03-05 11:49:27 +0000515/*
Catalin Marinas1d18c472012-03-05 11:49:27 +0000516 * This abort handler always returns "fault".
517 */
518static int do_bad(unsigned long addr, unsigned int esr, struct pt_regs *regs)
519{
520 return 1;
521}
522
Victor Kamensky3715dbf2017-04-03 22:51:01 -0700523static const struct fault_info fault_info[] = {
Catalin Marinas1d18c472012-03-05 11:49:27 +0000524 { do_bad, SIGBUS, 0, "ttbr address size fault" },
525 { do_bad, SIGBUS, 0, "level 1 address size fault" },
526 { do_bad, SIGBUS, 0, "level 2 address size fault" },
527 { do_bad, SIGBUS, 0, "level 3 address size fault" },
Will Deacon7f73f7a2014-11-21 14:22:22 +0000528 { do_translation_fault, SIGSEGV, SEGV_MAPERR, "level 0 translation fault" },
Catalin Marinas1d18c472012-03-05 11:49:27 +0000529 { do_translation_fault, SIGSEGV, SEGV_MAPERR, "level 1 translation fault" },
530 { do_translation_fault, SIGSEGV, SEGV_MAPERR, "level 2 translation fault" },
Will Deacond49527e2017-09-29 12:27:41 +0100531 { do_translation_fault, SIGSEGV, SEGV_MAPERR, "level 3 translation fault" },
Mark Rutlandc03784ee82015-11-23 15:09:36 +0000532 { do_bad, SIGBUS, 0, "unknown 8" },
Steve Capper084bd292013-04-10 13:48:00 +0100533 { do_page_fault, SIGSEGV, SEGV_ACCERR, "level 1 access flag fault" },
534 { do_page_fault, SIGSEGV, SEGV_ACCERR, "level 2 access flag fault" },
Catalin Marinas1d18c472012-03-05 11:49:27 +0000535 { do_page_fault, SIGSEGV, SEGV_ACCERR, "level 3 access flag fault" },
Mark Rutlandc03784ee82015-11-23 15:09:36 +0000536 { do_bad, SIGBUS, 0, "unknown 12" },
Steve Capper084bd292013-04-10 13:48:00 +0100537 { do_page_fault, SIGSEGV, SEGV_ACCERR, "level 1 permission fault" },
538 { do_page_fault, SIGSEGV, SEGV_ACCERR, "level 2 permission fault" },
Catalin Marinas1d18c472012-03-05 11:49:27 +0000539 { do_page_fault, SIGSEGV, SEGV_ACCERR, "level 3 permission fault" },
540 { do_bad, SIGBUS, 0, "synchronous external abort" },
Mark Rutlandc03784ee82015-11-23 15:09:36 +0000541 { do_bad, SIGBUS, 0, "unknown 17" },
Catalin Marinas1d18c472012-03-05 11:49:27 +0000542 { do_bad, SIGBUS, 0, "unknown 18" },
543 { do_bad, SIGBUS, 0, "unknown 19" },
544 { do_bad, SIGBUS, 0, "synchronous abort (translation table walk)" },
545 { do_bad, SIGBUS, 0, "synchronous abort (translation table walk)" },
546 { do_bad, SIGBUS, 0, "synchronous abort (translation table walk)" },
547 { do_bad, SIGBUS, 0, "synchronous abort (translation table walk)" },
548 { do_bad, SIGBUS, 0, "synchronous parity error" },
Mark Rutlandc03784ee82015-11-23 15:09:36 +0000549 { do_bad, SIGBUS, 0, "unknown 25" },
Catalin Marinas1d18c472012-03-05 11:49:27 +0000550 { do_bad, SIGBUS, 0, "unknown 26" },
551 { do_bad, SIGBUS, 0, "unknown 27" },
Mark Rutlandc03784ee82015-11-23 15:09:36 +0000552 { do_bad, SIGBUS, 0, "synchronous parity error (translation table walk)" },
553 { do_bad, SIGBUS, 0, "synchronous parity error (translation table walk)" },
554 { do_bad, SIGBUS, 0, "synchronous parity error (translation table walk)" },
555 { do_bad, SIGBUS, 0, "synchronous parity error (translation table walk)" },
Catalin Marinas1d18c472012-03-05 11:49:27 +0000556 { do_bad, SIGBUS, 0, "unknown 32" },
EunTaik Lee52d75232016-02-16 04:44:35 +0000557 { do_alignment_fault, SIGBUS, BUS_ADRALN, "alignment fault" },
Mark Rutlandc03784ee82015-11-23 15:09:36 +0000558 { do_bad, SIGBUS, 0, "unknown 34" },
Catalin Marinas1d18c472012-03-05 11:49:27 +0000559 { do_bad, SIGBUS, 0, "unknown 35" },
560 { do_bad, SIGBUS, 0, "unknown 36" },
561 { do_bad, SIGBUS, 0, "unknown 37" },
562 { do_bad, SIGBUS, 0, "unknown 38" },
563 { do_bad, SIGBUS, 0, "unknown 39" },
564 { do_bad, SIGBUS, 0, "unknown 40" },
565 { do_bad, SIGBUS, 0, "unknown 41" },
566 { do_bad, SIGBUS, 0, "unknown 42" },
567 { do_bad, SIGBUS, 0, "unknown 43" },
568 { do_bad, SIGBUS, 0, "unknown 44" },
569 { do_bad, SIGBUS, 0, "unknown 45" },
570 { do_bad, SIGBUS, 0, "unknown 46" },
571 { do_bad, SIGBUS, 0, "unknown 47" },
Mark Rutlandc03784ee82015-11-23 15:09:36 +0000572 { do_bad, SIGBUS, 0, "TLB conflict abort" },
Catalin Marinas1d18c472012-03-05 11:49:27 +0000573 { do_bad, SIGBUS, 0, "unknown 49" },
574 { do_bad, SIGBUS, 0, "unknown 50" },
575 { do_bad, SIGBUS, 0, "unknown 51" },
576 { do_bad, SIGBUS, 0, "implementation fault (lockdown abort)" },
Mark Rutlandc03784ee82015-11-23 15:09:36 +0000577 { do_bad, SIGBUS, 0, "implementation fault (unsupported exclusive)" },
Catalin Marinas1d18c472012-03-05 11:49:27 +0000578 { do_bad, SIGBUS, 0, "unknown 54" },
579 { do_bad, SIGBUS, 0, "unknown 55" },
580 { do_bad, SIGBUS, 0, "unknown 56" },
581 { do_bad, SIGBUS, 0, "unknown 57" },
Mark Rutlandc03784ee82015-11-23 15:09:36 +0000582 { do_bad, SIGBUS, 0, "unknown 58" },
Catalin Marinas1d18c472012-03-05 11:49:27 +0000583 { do_bad, SIGBUS, 0, "unknown 59" },
584 { do_bad, SIGBUS, 0, "unknown 60" },
Mark Rutlandc03784ee82015-11-23 15:09:36 +0000585 { do_bad, SIGBUS, 0, "section domain fault" },
586 { do_bad, SIGBUS, 0, "page domain fault" },
Catalin Marinas1d18c472012-03-05 11:49:27 +0000587 { do_bad, SIGBUS, 0, "unknown 63" },
588};
589
Catalin Marinas1d18c472012-03-05 11:49:27 +0000590/*
591 * Dispatch a data abort to the relevant handler.
592 */
593asmlinkage void __exception do_mem_abort(unsigned long addr, unsigned int esr,
594 struct pt_regs *regs)
595{
Victor Kamensky3715dbf2017-04-03 22:51:01 -0700596 const struct fault_info *inf = esr_to_fault_info(esr);
Catalin Marinas1d18c472012-03-05 11:49:27 +0000597 struct siginfo info;
598
599 if (!inf->fn(addr, esr, regs))
600 return;
601
602 pr_alert("Unhandled fault: %s (0x%08x) at 0x%016lx\n",
603 inf->name, esr, addr);
604
605 info.si_signo = inf->sig;
606 info.si_errno = 0;
607 info.si_code = inf->code;
608 info.si_addr = (void __user *)addr;
609 arm64_notify_die("", regs, &info, esr);
610}
611
Mark Rutland34dc20b2018-04-12 12:11:18 +0100612asmlinkage void __exception do_el0_irq_bp_hardening(void)
613{
614 /* PC has already been checked in entry.S */
615 arm64_apply_bp_hardening();
616}
617
Mark Rutland47320012018-04-12 12:11:13 +0100618asmlinkage void __exception do_el0_ia_bp_hardening(unsigned long addr,
619 unsigned int esr,
620 struct pt_regs *regs)
621{
622 /*
623 * We've taken an instruction abort from userspace and not yet
624 * re-enabled IRQs. If the address is a kernel address, apply
625 * BP hardening prior to enabling IRQs and pre-emption.
626 */
627 if (addr > TASK_SIZE)
628 arm64_apply_bp_hardening();
629
630 local_irq_enable();
631 do_mem_abort(addr, esr, regs);
632}
633
634
Catalin Marinas1d18c472012-03-05 11:49:27 +0000635/*
636 * Handle stack alignment exceptions.
637 */
638asmlinkage void __exception do_sp_pc_abort(unsigned long addr,
639 unsigned int esr,
640 struct pt_regs *regs)
641{
642 struct siginfo info;
Vladimir Murzin9e793ab2015-06-19 15:28:16 +0100643 struct task_struct *tsk = current;
644
Mark Rutlande7c3b242018-04-12 12:11:17 +0100645 if (user_mode(regs)) {
646 if (instruction_pointer(regs) > TASK_SIZE)
647 arm64_apply_bp_hardening();
648 local_irq_enable();
649 }
650
Vladimir Murzin9e793ab2015-06-19 15:28:16 +0100651 if (show_unhandled_signals && unhandled_signal(tsk, SIGBUS))
652 pr_info_ratelimited("%s[%d]: %s exception: pc=%p sp=%p\n",
653 tsk->comm, task_pid_nr(tsk),
654 esr_get_class_string(esr), (void *)regs->pc,
655 (void *)regs->sp);
Catalin Marinas1d18c472012-03-05 11:49:27 +0000656
657 info.si_signo = SIGBUS;
658 info.si_errno = 0;
659 info.si_code = BUS_ADRALN;
660 info.si_addr = (void __user *)addr;
Vladimir Murzin9e793ab2015-06-19 15:28:16 +0100661 arm64_notify_die("Oops - SP/PC alignment exception", regs, &info, esr);
Catalin Marinas1d18c472012-03-05 11:49:27 +0000662}
663
Dave P Martin9fb74102015-07-24 16:37:48 +0100664int __init early_brk64(unsigned long addr, unsigned int esr,
665 struct pt_regs *regs);
666
667/*
668 * __refdata because early_brk64 is __init, but the reference to it is
669 * clobbered at arch_initcall time.
670 * See traps.c and debug-monitors.c:debug_traps_init().
671 */
672static struct fault_info __refdata debug_fault_info[] = {
Catalin Marinas1d18c472012-03-05 11:49:27 +0000673 { do_bad, SIGTRAP, TRAP_HWBKPT, "hardware breakpoint" },
674 { do_bad, SIGTRAP, TRAP_HWBKPT, "hardware single-step" },
675 { do_bad, SIGTRAP, TRAP_HWBKPT, "hardware watchpoint" },
676 { do_bad, SIGBUS, 0, "unknown 3" },
677 { do_bad, SIGTRAP, TRAP_BRKPT, "aarch32 BKPT" },
678 { do_bad, SIGTRAP, 0, "aarch32 vector catch" },
Dave P Martin9fb74102015-07-24 16:37:48 +0100679 { early_brk64, SIGTRAP, TRAP_BRKPT, "aarch64 BRK" },
Catalin Marinas1d18c472012-03-05 11:49:27 +0000680 { do_bad, SIGBUS, 0, "unknown 7" },
681};
682
683void __init hook_debug_fault_code(int nr,
684 int (*fn)(unsigned long, unsigned int, struct pt_regs *),
685 int sig, int code, const char *name)
686{
687 BUG_ON(nr < 0 || nr >= ARRAY_SIZE(debug_fault_info));
688
689 debug_fault_info[nr].fn = fn;
690 debug_fault_info[nr].sig = sig;
691 debug_fault_info[nr].code = code;
692 debug_fault_info[nr].name = name;
693}
694
Will Deaconcc785dc2019-03-01 13:28:00 +0000695asmlinkage int __exception do_debug_exception(unsigned long addr_if_watchpoint,
Catalin Marinas1d18c472012-03-05 11:49:27 +0000696 unsigned int esr,
697 struct pt_regs *regs)
698{
699 const struct fault_info *inf = debug_fault_info + DBG_ESR_EVT(esr);
Will Deaconcc785dc2019-03-01 13:28:00 +0000700 unsigned long pc = instruction_pointer(regs);
Catalin Marinas1d18c472012-03-05 11:49:27 +0000701 struct siginfo info;
James Morse6afedcd2016-04-13 13:40:00 +0100702 int rv;
Catalin Marinas1d18c472012-03-05 11:49:27 +0000703
James Morse6afedcd2016-04-13 13:40:00 +0100704 /*
705 * Tell lockdep we disabled irqs in entry.S. Do nothing if they were
706 * already disabled to preserve the last enabled/disabled addresses.
707 */
708 if (interrupts_enabled(regs))
709 trace_hardirqs_off();
Catalin Marinas1d18c472012-03-05 11:49:27 +0000710
Will Deaconcc785dc2019-03-01 13:28:00 +0000711 if (user_mode(regs) && pc > TASK_SIZE)
Mark Rutlande7c3b242018-04-12 12:11:17 +0100712 arm64_apply_bp_hardening();
713
Will Deaconcc785dc2019-03-01 13:28:00 +0000714 if (!inf->fn(addr_if_watchpoint, esr, regs)) {
James Morse6afedcd2016-04-13 13:40:00 +0100715 rv = 1;
716 } else {
717 pr_alert("Unhandled debug exception: %s (0x%08x) at 0x%016lx\n",
Will Deaconcc785dc2019-03-01 13:28:00 +0000718 inf->name, esr, pc);
Catalin Marinas1d18c472012-03-05 11:49:27 +0000719
James Morse6afedcd2016-04-13 13:40:00 +0100720 info.si_signo = inf->sig;
721 info.si_errno = 0;
722 info.si_code = inf->code;
Will Deaconcc785dc2019-03-01 13:28:00 +0000723 info.si_addr = (void __user *)pc;
James Morse6afedcd2016-04-13 13:40:00 +0100724 arm64_notify_die("", regs, &info, 0);
725 rv = 0;
726 }
Catalin Marinas1d18c472012-03-05 11:49:27 +0000727
James Morse6afedcd2016-04-13 13:40:00 +0100728 if (interrupts_enabled(regs))
729 trace_hardirqs_on();
730
731 return rv;
Catalin Marinas1d18c472012-03-05 11:49:27 +0000732}
Sandeepa Prabhu2dd0e8d2016-07-08 12:35:48 -0400733NOKPROBE_SYMBOL(do_debug_exception);
James Morse338d4f42015-07-22 19:05:54 +0100734
735#ifdef CONFIG_ARM64_PAN
James Morse2a6dcb22016-10-18 11:27:46 +0100736int cpu_enable_pan(void *__unused)
James Morse338d4f42015-07-22 19:05:54 +0100737{
James Morse7209c862016-10-18 11:27:47 +0100738 /*
739 * We modify PSTATE. This won't work from irq context as the PSTATE
740 * is discarded once we return from the exception.
741 */
742 WARN_ON_ONCE(in_interrupt());
743
James Morse338d4f42015-07-22 19:05:54 +0100744 config_sctlr_el1(SCTLR_EL1_SPAN, 0);
James Morse7209c862016-10-18 11:27:47 +0100745 asm(SET_PSTATE_PAN(1));
James Morse2a6dcb22016-10-18 11:27:46 +0100746 return 0;
James Morse338d4f42015-07-22 19:05:54 +0100747}
748#endif /* CONFIG_ARM64_PAN */
James Morse57f49592016-02-05 14:58:48 +0000749
750#ifdef CONFIG_ARM64_UAO
751/*
752 * Kernel threads have fs=KERNEL_DS by default, and don't need to call
753 * set_fs(), devtmpfs in particular relies on this behaviour.
754 * We need to enable the feature at runtime (instead of adding it to
755 * PSR_MODE_EL1h) as the feature may not be implemented by the cpu.
756 */
James Morse2a6dcb22016-10-18 11:27:46 +0100757int cpu_enable_uao(void *__unused)
James Morse57f49592016-02-05 14:58:48 +0000758{
759 asm(SET_PSTATE_UAO(1));
James Morse2a6dcb22016-10-18 11:27:46 +0100760 return 0;
James Morse57f49592016-02-05 14:58:48 +0000761}
762#endif /* CONFIG_ARM64_UAO */