blob: c327135ff9dd22ad47c1362d56136f959f59ec70 [file] [log] [blame]
Bryan Wu1394f032007-05-06 14:50:22 -07001/*
Mike Frysingerb03f2032009-01-07 23:14:38 +08002 * dma.h - Blackfin DMA defines/structures/etc...
Bryan Wu1394f032007-05-06 14:50:22 -07003 *
Mike Frysingerb03f2032009-01-07 23:14:38 +08004 * Copyright 2004-2008 Analog Devices Inc.
5 * Licensed under the GPL-2 or later.
Bryan Wu1394f032007-05-06 14:50:22 -07006 */
7
8#ifndef _BLACKFIN_DMA_H_
9#define _BLACKFIN_DMA_H_
10
11#include <asm/io.h>
12#include <linux/slab.h>
13#include <asm/irq.h>
14#include <asm/signal.h>
Bryan Wu1394f032007-05-06 14:50:22 -070015
16#include <linux/kernel.h>
Bryan Wu639f6572008-08-27 10:51:02 +080017#include <mach/dma.h>
Bryan Wu1394f032007-05-06 14:50:22 -070018#include <linux/mm.h>
19#include <linux/interrupt.h>
20#include <asm/blackfin.h>
21
22#define MAX_DMA_ADDRESS PAGE_OFFSET
23
24/*****************************************************************************
25* Generic DMA Declarations
26*
27****************************************************************************/
28enum dma_chan_status {
29 DMA_CHANNEL_FREE,
30 DMA_CHANNEL_REQUESTED,
31 DMA_CHANNEL_ENABLED,
32};
33
34/*-------------------------
35 * config reg bits value
36 *-------------------------*/
37#define DATA_SIZE_8 0
38#define DATA_SIZE_16 1
39#define DATA_SIZE_32 2
40
41#define DMA_FLOW_STOP 0
42#define DMA_FLOW_AUTO 1
43#define DMA_FLOW_ARRAY 4
44#define DMA_FLOW_SMALL 6
45#define DMA_FLOW_LARGE 7
46
47#define DIMENSION_LINEAR 0
48#define DIMENSION_2D 1
49
50#define DIR_READ 0
51#define DIR_WRITE 1
52
53#define INTR_DISABLE 0
54#define INTR_ON_BUF 2
55#define INTR_ON_ROW 3
56
Michael Hennerich2047e402008-01-22 15:29:18 +080057#define DMA_NOSYNC_KEEP_DMA_BUF 0
58#define DMA_SYNC_RESTART 1
59
Bryan Wu1394f032007-05-06 14:50:22 -070060struct dmasg {
61 unsigned long next_desc_addr;
62 unsigned long start_addr;
63 unsigned short cfg;
64 unsigned short x_count;
65 short x_modify;
66 unsigned short y_count;
67 short y_modify;
68} __attribute__((packed));
69
70struct dma_register {
71 unsigned long next_desc_ptr; /* DMA Next Descriptor Pointer register */
72 unsigned long start_addr; /* DMA Start address register */
73
74 unsigned short cfg; /* DMA Configuration register */
75 unsigned short dummy1; /* DMA Configuration register */
76
77 unsigned long reserved;
78
79 unsigned short x_count; /* DMA x_count register */
80 unsigned short dummy2;
81
82 short x_modify; /* DMA x_modify register */
83 unsigned short dummy3;
84
85 unsigned short y_count; /* DMA y_count register */
86 unsigned short dummy4;
87
88 short y_modify; /* DMA y_modify register */
89 unsigned short dummy5;
90
91 unsigned long curr_desc_ptr; /* DMA Current Descriptor Pointer
92 register */
Bryan Wu452af712007-10-22 00:02:14 +080093 unsigned long curr_addr_ptr; /* DMA Current Address Pointer
Bryan Wu1394f032007-05-06 14:50:22 -070094 register */
95 unsigned short irq_status; /* DMA irq status register */
96 unsigned short dummy6;
97
98 unsigned short peripheral_map; /* DMA peripheral map register */
99 unsigned short dummy7;
100
101 unsigned short curr_x_count; /* DMA Current x-count register */
102 unsigned short dummy8;
103
104 unsigned long reserved2;
105
106 unsigned short curr_y_count; /* DMA Current y-count register */
107 unsigned short dummy9;
108
109 unsigned long reserved3;
110
111};
112
Bryan Wu1394f032007-05-06 14:50:22 -0700113struct dma_channel {
114 struct mutex dmalock;
Michael McTernan99532fd2009-01-07 23:14:38 +0800115 const char *device_id;
Bryan Wu1394f032007-05-06 14:50:22 -0700116 enum dma_chan_status chan_status;
117 struct dma_register *regs;
118 struct dmasg *sg; /* large mode descriptor */
119 unsigned int ctrl_num; /* controller number */
Michael Hennericha2ba8b12008-10-28 18:19:29 +0800120 unsigned int irq;
Bryan Wu1394f032007-05-06 14:50:22 -0700121 void *data;
122 unsigned int dma_enable_flag;
123 unsigned int loopback_flag;
Michael Hennerich1efc80b2008-07-19 16:57:32 +0800124#ifdef CONFIG_PM
125 unsigned short saved_peripheral_map;
126#endif
Bryan Wu1394f032007-05-06 14:50:22 -0700127};
128
Michael Hennerich1efc80b2008-07-19 16:57:32 +0800129#ifdef CONFIG_PM
130int blackfin_dma_suspend(void);
131void blackfin_dma_resume(void);
132#endif
133
Bryan Wu1394f032007-05-06 14:50:22 -0700134/*******************************************************************************
135* DMA API's
136*******************************************************************************/
137/* functions to set register mode */
138void set_dma_start_addr(unsigned int channel, unsigned long addr);
139void set_dma_next_desc_addr(unsigned int channel, unsigned long addr);
Sonic Zhang8a26ac72007-08-05 16:14:58 +0800140void set_dma_curr_desc_addr(unsigned int channel, unsigned long addr);
Bryan Wu1394f032007-05-06 14:50:22 -0700141void set_dma_x_count(unsigned int channel, unsigned short x_count);
142void set_dma_x_modify(unsigned int channel, short x_modify);
143void set_dma_y_count(unsigned int channel, unsigned short y_count);
144void set_dma_y_modify(unsigned int channel, short y_modify);
145void set_dma_config(unsigned int channel, unsigned short config);
146unsigned short set_bfin_dma_config(char direction, char flow_mode,
Michael Hennerich2047e402008-01-22 15:29:18 +0800147 char intr_mode, char dma_mode, char width,
148 char syncmode);
Roy Huang1d945e22007-10-10 23:31:19 +0800149void set_dma_curr_addr(unsigned int channel, unsigned long addr);
Bryan Wu1394f032007-05-06 14:50:22 -0700150
151/* get curr status for polling */
152unsigned short get_dma_curr_irqstat(unsigned int channel);
153unsigned short get_dma_curr_xcount(unsigned int channel);
154unsigned short get_dma_curr_ycount(unsigned int channel);
Bryan Wu452af712007-10-22 00:02:14 +0800155unsigned long get_dma_next_desc_ptr(unsigned int channel);
156unsigned long get_dma_curr_desc_ptr(unsigned int channel);
157unsigned long get_dma_curr_addr(unsigned int channel);
Bryan Wu1394f032007-05-06 14:50:22 -0700158
159/* set large DMA mode descriptor */
160void set_dma_sg(unsigned int channel, struct dmasg *sg, int nr_sg);
161
162/* check if current channel is in use */
163int dma_channel_active(unsigned int channel);
164
165/* common functions must be called in any mode */
166void free_dma(unsigned int channel);
167int dma_channel_active(unsigned int channel); /* check if a channel is in use */
168void disable_dma(unsigned int channel);
169void enable_dma(unsigned int channel);
Michael McTernan99532fd2009-01-07 23:14:38 +0800170int request_dma(unsigned int channel, const char *device_id);
Mike Frysinger68532bd2009-01-07 23:14:38 +0800171int set_dma_callback(unsigned int channel, irq_handler_t callback,
Bryan Wu1394f032007-05-06 14:50:22 -0700172 void *data);
173void dma_disable_irq(unsigned int channel);
174void dma_enable_irq(unsigned int channel);
175void clear_dma_irqstat(unsigned int channel);
176void *dma_memcpy(void *dest, const void *src, size_t count);
177void *safe_dma_memcpy(void *dest, const void *src, size_t count);
Mike Frysingerdd3dd382009-01-07 23:14:39 +0800178void blackfin_dma_early_init(void);
Bryan Wu1394f032007-05-06 14:50:22 -0700179
Bernd Schmidt77955662008-04-24 05:31:18 +0800180extern int channel2irq(unsigned int channel);
Mike Frysinger211daf92009-01-07 23:14:39 +0800181extern struct dma_register *dma_io_base_addr[MAX_DMA_CHANNELS];
Bernd Schmidt77955662008-04-24 05:31:18 +0800182
Bryan Wu1394f032007-05-06 14:50:22 -0700183#endif