Gitiles
Code Review Sign In
gerrit-public.fairphone.software / kernel / msm-4.9 / 4f641038e60ebb1abc3671ff504bbd34f3047249 / . / arch / arm / boot / dts / qcom / sdxpoorwills-usb.dtsi
blob: def0e137480f4d3c6464f95f0048674b88244331 [file] [log] [blame]
Devdutt Patnaik4ff5bcd62017-05-05 19:45:01 -0700[diff] [blame]1/*
2 * Copyright (c) 2017, The Linux Foundation. All rights reserved.
3 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License version 2 and
6 * only version 2 as published by the Free Software Foundation.
7 *
8 * This program is distributed in the hope that it will be useful,
9 * but WITHOUT ANY WARRANTY; without even the implied warranty of
10 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
11 * GNU General Public License for more details.
12 */
13#include <dt-bindings/clock/qcom,rpmh.h>
14#include <dt-bindings/clock/qcom,gcc-sdxpoorwills.h>
15
16&soc {
17 /* USB port for DWC3 controller */
18 usb: ssusb@a600000 {
19 compatible = "qcom,dwc-usb3-msm";
20 reg = <0x0a600000 0xf8c00>;
21 reg-names = "core_base";
22 #address-cells = <1>;
23 #size-cells = <1>;
24 ranges;
25
26 interrupts = <0 131 0>, <0 130 0>, <0 59 0>;
27 interrupt-names = "hs_phy_irq", "pwr_event_irq", "ss_phy_irq";
28
29 USB3_GDSC-supply = <&gdsc_usb30>;
30 qcom,usb-dbm = <&dbm_1p5>;
31 qcom,dwc-usb3-msm-tx-fifo-size = <21288>;
32 qcom,num-gsi-evt-buffs = <0x3>;
33
34 clocks = <&clock_gcc GCC_USB30_MASTER_CLK>,
35 <&clock_gcc GCC_SYS_NOC_USB3_CLK>,
36 <&clock_gcc GCC_USB30_MOCK_UTMI_CLK>,
37 <&clock_gcc GCC_USB30_SLEEP_CLK>,
38 <&clock_gcc GCC_USB_PHY_CFG_AHB2PHY_CLK>,
39 <&clock_gcc GCC_USB3_PRIM_CLKREF_CLK>;
40
41 clock-names = "core_clk", "iface_clk", "utmi_clk", "sleep_clk",
42 "cfg_ahb_clk", "xo";
43
44 qcom,core-clk-rate = <133333333>;
45 qcom,core-clk-rate-hs = <66666667>;
46
47 resets = <&clock_gcc GCC_USB30_BCR>;
48 reset-names = "core_reset";
49
50 dwc3@a600000 {
51 compatible = "snps,dwc3";
52 reg = <0x0a600000 0xcd00>;
53 interrupt-parent = <&intc>;
54 interrupts = <0 133 0>;
55 usb-phy = <&usb2_phy>, <&usb3_qmp_phy>;
56 tx-fifo-resize;
57 linux,sysdev_is_parent;
58 snps,disable-clk-gating;
59 snps,has-lpm-erratum;
60 snps,hird-threshold = /bits/ 8 <0x10>;
61 };
62 };
63
64 /* USB port for High Speed PHY */
65 usb2_phy: hsphy@ff1000 {
66 compatible = "qcom,usb-hsphy-snps-femto";
67 reg = <0xff1000 0x400>;
68 reg-names = "hsusb_phy_base";
69
70 vdd-supply = <&pmxpoorwills_l4>;
71 vdda18-supply = <&pmxpoorwills_l5>;
72 vdda33-supply = <&pmxpoorwills_l10>;
73 qcom,vdd-voltage-level = <0 872000 872000>;
74 clocks = <&clock_rpmh RPMH_CXO_CLK>,
75 <&clock_gcc GCC_USB_PHY_CFG_AHB2PHY_CLK>;
76 clock-names = "ref_clk_src", "cfg_ahb_clk";
77
78 resets = <&clock_gcc GCC_QUSB2PHY_BCR>;
79 reset-names = "phy_reset";
80 };
81
82 dbm_1p5: dbm@a6f8000 {
83 compatible = "qcom,usb-dbm-1p5";
84 reg = <0xa6f8000 0x400>;
85 qcom,reset-ep-after-lpm-resume;
86 };
87
88 usb_nop_phy: usb_nop_phy {
89 compatible = "usb-nop-xceiv";
90 };
91
92 /* USB port for Super Speed PHY */
93 usb3_qmp_phy: ssphy@ff0000 {
94 compatible = "qcom,usb-ssphy-qmp-v2";
Hemant Kumar7c6705d2017-11-30 12:23:38 -0800[diff] [blame]95 reg = <0xff0000 0x1000>,
96 <0x01fcb244 0x4>;
97 reg-names = "qmp_phy_base",
98 "vls_clamp_reg";
Devdutt Patnaik4ff5bcd62017-05-05 19:45:01 -0700[diff] [blame]99
100 vdd-supply = <&pmxpoorwills_l4>;
101 core-supply = <&pmxpoorwills_l1>;
102 qcom,vdd-voltage-level = <0 872000 872000>;
103 qcom,vbus-valid-override;
104 qcom,qmp-phy-init-seq =
105 /* <reg_offset, value, delay> */
Hemant Kumarf8e48342017-11-17 17:07:40 -0800[diff] [blame]106 <0x058 0x07 0x00 /* QSERDES_COM_PLL_IVCO */
107 0x094 0x1a 0x00 /* QSERDES_COM_SYSCLK_EN_SEL */
108 0x044 0x14 0x00 /* QSERDES_COM_BIAS_EN_CLKBUFLR_EN */
109 0x154 0x31 0x00 /* QSERDES_COM_CLK_SELECT */
110 0x04c 0x02 0x00 /* QSERDES_COM_SYS_CLK_CTRL */
111 0x0a0 0x08 0x00 /* QSERDES_COM_RESETSM_CNTRL2 */
112 0x17c 0x06 0x00 /* QSERDES_COM_CMN_CONFIG */
113 0x184 0x05 0x00 /* QSERDES_COM_SVS_MODE_CLK_SEL */
114 0x1bc 0x11 0x00 /* QSERDES_COM_BIN_VCOCAL_HSCLK_SEL*/
115 0x158 0x01 0x00 /* QSERDES_COM_HSCLK_SEL */
116 0x0bc 0x82 0x00 /* QSERDES_COM_DEC_START_MODE0 */
117 0x0cc 0xab 0x00 /* QSERDES_COM_DIV_FRAC_START1_MODE0 */
118 0x0d0 0xea 0x00 /* QSERDES_COM_DIV_FRAC_START2_MODE0 */
119 0x0d4 0x02 0x00 /* COM_DIV_FRAC_START3_MODE0 */
120 0x1ac 0xca 0x00 /* COM_BIN_VCOCAL_CMP_CODE1_MODE0 */
121 0x1b0 0x1e 0x00 /* COM_BIN_VCOCAL_CMP_CODE2_MODE0 */
122 0x074 0x06 0x00 /* QSERDES_COM_CP_CTRL_MODE0 */
123 0x07c 0x16 0x00 /* QSERDES_COM_PLL_RCTRL_MODE0 */
124 0x084 0x36 0x00 /* QSERDES_COM_PLL_CCTRL_MODE0 */
125 0x0f0 0x00 0x00 /* QSERDES_COM_INTEGLOOP_GAIN1_MODE0 */
126 0x0ec 0x3f 0x00 /* QSERDES_COM_INTEGLOOP_GAIN0_MODE0 */
127 0x114 0x02 0x00 /* QSERDES_COM_VCO_TUNE2_MODE0 */
128 0x110 0x24 0x00 /* QSERDES_COM_VCO_TUNE1_MODE0 */
129 0x168 0x0a 0x00 /* QSERDES_COM_CORECLK_DIV_MODE0 */
130 0x0b0 0x34 0x00 /* QSERDES_COM_LOCK_CMP2_MODE0 */
131 0x0ac 0x14 0x00 /* QSERDES_COM_LOCK_CMP1_MODE0 */
132 0x0a4 0x04 0x00 /* QSERDES_COM_LOCK_CMP_EN */
133 0x174 0x00 0x00 /* QSERDES_COM_CORE_CLK_EN */
134 0x0a8 0x00 0x00 /* QSERDES_COM_LOCK_CMP_CFG */
135 0x10c 0x00 0x00 /* QSERDES_COM_VCO_TUNE_MAP */
136 0x050 0x0a 0x00 /* QSERDES_COM_SYSCLK_BUF_ENABLE */
137 0x00c 0x0a 0x00 /* QSERDES_COM_BG_TIMER */
Devdutt Patnaik4ff5bcd62017-05-05 19:45:01 -0700[diff] [blame]138 0x010 0x01 0x00 /* QSERDES_COM_SSC_EN_CENTER */
139 0x01c 0x31 0x00 /* QSERDES_COM_SSC_PER1 */
140 0x020 0x01 0x00 /* QSERDES_COM_SSC_PER2 */
141 0x014 0x00 0x00 /* QSERDES_COM_SSC_ADJ_PER1 */
142 0x018 0x00 0x00 /* QSERDES_COM_SSC_ADJ_PER2 */
Hemant Kumarf8e48342017-11-17 17:07:40 -0800[diff] [blame]143 0x030 0xde 0x00 /* QSERDES_COM_SSC_STEP_SIZE1_MODE1 */
144 0x034 0x07 0x00 /* QSERDES_COM_SSC_STEP_SIZE2_MODE1 */
145 0x024 0xde 0x00 /* QSERDES_COM_SSC_STEP_SIZE1_MODE0 */
146 0x028 0x07 0x00 /* QSERDES_COM_SSC_STEP_SIZE1_MODE0 */
147 0x4a4 0x3f 0x00 /* QSERDES_RX_RX_IDAC_ENABLES */
148 0x594 0xbf 0x00 /* QSERDES_RX_RX_MODE_01_HIGH4 */
149 0x590 0x09 0x00 /* QSERDES_RX_RX_MODE_01_HIGH3 */
150 0x58c 0xc8 0x00 /* QSERDES_RX_RX_MODE_01_HIGH2 */
151 0x588 0xc8 0x00 /* QSERDES_RX_RX_MODE_01_HIGH */
152 0x584 0xe0 0x00 /* QSERDES_RX_RX_MODE_01_LOW */
153 0x444 0x01 0x00 /* QSERDES_RX_UCDR_PI_CONTROLS */
Devdutt Patnaik4ff5bcd62017-05-05 19:45:01 -0700[diff] [blame]154 0x408 0x0a 0x00 /* QSERDES_RX_UCDR_FO_GAIN */
Hemant Kumarf8e48342017-11-17 17:07:40 -0800[diff] [blame]155 0x414 0x06 0x00 /* QSERDES_RX_UCDR_SO_GAIN */
156 0x430 0x2f 0x00 /* QSERDES_RX_UCDR_FASTLOCK_FO_GAIN */
157 0x43c 0xff 0x00 /* RX_UCDR_FASTLOCK_COUNT_LOW */
158 0x440 0x0f 0x00 /* RX_UCDR_FASTLOCK_COUNT_HIGH */
159 0x420 0x0a 0x00 /* QSERDES_RX_UCDR_SVS_FO_GAIN */
160 0x42c 0x06 0x00 /* QSERDES_RX_UCDR_SVS_SO_GAIN */
161 0x434 0x7f 0x00 /* RX_UCDR_SO_SATURATION_AND_ENABLE */
162 0x4d8 0x0c 0x00 /* QSERDES_RX_VGA_CAL_CNTRL2 */
163 0x4ec 0x0e 0x00 /* QSERDES_RX_RX_EQU_ADAPTOR_CNTRL2 */
164 0x4f0 0x4e 0x00 /* QSERDES_RX_RX_EQU_ADAPTOR_CNTRL3 */
165 0x4f4 0x18 0x00 /* QSERDES_RX_RX_EQU_ADAPTOR_CNTRL4 */
166 0x5b4 0x04 0x00 /* QSERDES_RX_DFE_EN_TIMER */
167 0x510 0x77 0x00 /* RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1 */
168 0x514 0x80 0x00 /* RX_RX_OFFSET_ADAPTOR_CNTRL2 */
169 0x51c 0x04 0x00 /* QSERDES_RX_SIGDET_CNTRL */
170 0x524 0x1a 0x00 /* QSERDES_RX_SIGDET_DEGLITCH_CNTRL */
171 0x4fc 0x00 0x00 /* QSERDES_RX_RX_IDAC_TSETTLE_HIGH */
172 0x4f8 0xc0 0x00 /* QSERDES_RX_RX_IDAC_TSETTLE_LOW */
173 0x258 0x10 0x00 /* QSERDES_TX_HIGHZ_DRVR_EN */
174 0x29c 0x12 0x00 /* QSERDES_TX_RCV_DETECT_LVL_2 */
175 0x284 0x05 0x00 /* QSERDES_TX_LANE_MODE_1 */
176 0x288 0x02 0x00 /* QSERDES_TX_LANE_MODE_2 */
177 0x28c 0x00 0x00 /* QSERDES_TX_LANE_MODE_3*/
178 0x89c 0x83 0x00 /* USB3_UNI_PCS_FLL_CNTRL2 */
179 0x8a0 0x09 0x00 /* USB3_UNI_PCS_FLL_CNT_VAL_L */
180 0x8a4 0xa2 0x00 /* USB3_UNI_PCS_FLL_CNT_VAL_H_TOL */
181 0x8a8 0x40 0x00 /* USB3_UNI_PCS_FLL_MAN_CODE */
182 0x898 0x02 0x00 /* USB3_UNI_PCS_FLL_CNTRL1 */
183 0x8c4 0xd0 0x00 /* USB3_UNI_PCS_LOCK_DETECT_CONFIG1 */
184 0x8c8 0x17 0x00 /* USB3_UNI_PCS_LOCK_DETECT_CONFIG2 */
185 0x8cc 0x20 0x00 /* USB3_UNI_PCS_LOCK_DETECT_CONFIG3 */
186 0x890 0x4f 0x00 /* USB3_UNI_PCS_POWER_STATE_CONFIG1 */
187 0x990 0xe7 0x00 /* USB3_UNI_PCS_RCVR_DTCT_DLY_P1U2_L */
188 0x994 0x03 0x00 /* USB3_UNI_PCS_RCVR_DTCT_DLY_P1U2_H */
189 0x988 0xba 0x00 /* USB3_UNI_PCS_RX_SIGDET_LVL */
190 0xe2c 0x75 0x00 /* USB3_RXEQTRAINING_WAIT_TIME */
191 0xe38 0x07 0x00 /* USB3_RXEQTRAINING_DFE_TIME_S2 */
192 0xe18 0x64 0x00 /* USB3_LFPS_DET_HIGH_COUNT_VAL */
193 0x9c0 0x88 0x00 /* USB3_UNI_PCS_ALIGN_DETECT_CONFIG1 */
194 0x9c4 0x13 0x00 /* USB3_UNI_PCS_ALIGN_DETECT_CONFIG2 */
195 0x9dc 0x0d 0x00 /* USB3_UNI_PCS_EQ_CONFIG1 */
196 0x9e0 0x0d 0x00 /* USB3_UNI_PCS_EQ_CONFIG2 */
197 0x8dc 0x21 0x00 /* USB3_UNI_PCS_REFGEN_REQ_CONFIG1 */
198 0x8e0 0x60 0x00 /* USB3_UNI_PCS_REFGEN_REQ_CONFIG2 */
Devdutt Patnaik4ff5bcd62017-05-05 19:45:01 -0700[diff] [blame]199 0xffffffff 0xffffffff 0x00>;
200
201 qcom,qmp-phy-reg-offset =
Hemant Kumar1a44e5d12017-12-01 15:49:49 -0800[diff] [blame]202 <0x814 /* USB3_UNI_PCS_PCS_STATUS */
203 0xe08 /* USB3_UNI_PCS_AUTONOMOUS_MODE_CTRL */
204 0xe14 /* USB3_UNI_PCS_LFPS_RXTERM_IRQ_CLEAR */
205 0x840 /* USB3_UNI_PCS_POWER_DOWN_CONTROL */
Devdutt Patnaik4ff5bcd62017-05-05 19:45:01 -0700[diff] [blame]206 0x800 /* USB3_UNI_PCS_SW_RESET */
Hemant Kumar1a44e5d12017-12-01 15:49:49 -0800[diff] [blame]207 0x844>; /* USB3_UNI_PCS_START_CONTROL */
Devdutt Patnaik4ff5bcd62017-05-05 19:45:01 -0700[diff] [blame]208
209 clocks = <&clock_gcc GCC_USB3_PHY_AUX_CLK>,
210 <&clock_gcc GCC_USB3_PHY_PIPE_CLK>,
211 <&clock_rpmh RPMH_CXO_CLK>,
212 <&clock_gcc GCC_USB_PHY_CFG_AHB2PHY_CLK>;
213
214 clock-names = "aux_clk", "pipe_clk", "ref_clk_src",
215 "cfg_ahb_clk";
Hemant Kumar6f67fe72017-11-28 16:38:15 -0800[diff] [blame]216 resets = <&clock_gcc GCC_USB3_PHY_BCR>,
217 <&clock_gcc GCC_USB3PHY_PHY_BCR>;
218 reset-names = "phy_reset", "phy_phy_reset";
Devdutt Patnaik4ff5bcd62017-05-05 19:45:01 -0700[diff] [blame]219 };
220};