blob: 764c738bb3baf0bd12f8d4c9567b2bf2836b5c6e [file] [log] [blame]
Haojian Zhuang2c7268c2013-12-11 15:54:50 +08001Hisilicon Platforms Device Tree Bindings
2----------------------------------------------------
Bintian Wang3833fe52015-02-25 15:23:11 +08003Hi6220 SoC
4Required root node properties:
5 - compatible = "hisilicon,hi6220";
Haojian Zhuang2c7268c2013-12-11 15:54:50 +08006
7Hi4511 Board
8Required root node properties:
9 - compatible = "hisilicon,hi3620-hi4511";
Kevin Hilmana9434e92013-12-17 16:23:49 -080010
Haojian Zhuangf2b22ab2014-05-09 17:10:53 +080011HiP04 D01 Board
12Required root node properties:
13 - compatible = "hisilicon,hip04-d01";
14
Wang Long56a9c902014-12-24 03:09:58 +000015HiP01 ca9x2 Board
16Required root node properties:
17 - compatible = "hisilicon,hip01-ca9x2";
18
Bintian Wang3833fe52015-02-25 15:23:11 +080019HiKey Board
20Required root node properties:
21 - compatible = "hisilicon,hi6220-hikey", "hisilicon,hi6220";
Haojian Zhuangf2b22ab2014-05-09 17:10:53 +080022
Kevin Hilmana9434e92013-12-17 16:23:49 -080023Hisilicon system controller
24
25Required properties:
26- compatible : "hisilicon,sysctrl"
27- reg : Register address and size
28
29Optional properties:
30- smp-offset : offset in sysctrl for notifying slave cpu booting
31 cpu 1, reg;
32 cpu 2, reg + 0x4;
33 cpu 3, reg + 0x8;
34 If reg value is not zero, cpun exit wfi and go
35- resume-offset : offset in sysctrl for notifying cpu0 when resume
36- reboot-offset : offset in sysctrl for system reboot
37
38Example:
39
40 /* for Hi3620 */
41 sysctrl: system-controller@fc802000 {
42 compatible = "hisilicon,sysctrl";
43 reg = <0xfc802000 0x1000>;
44 smp-offset = <0x31c>;
45 resume-offset = <0x308>;
46 reboot-offset = <0x4>;
47 };
Zhangfei Gao62ac9832014-01-13 17:37:32 +080048
Haifeng Yan06cc5c12014-04-11 11:54:11 +080049-----------------------------------------------------------------------
Bintian Wang3833fe52015-02-25 15:23:11 +080050Hisilicon Hi6220 system controller
51
52Required properties:
53- compatible : "hisilicon,hi6220-sysctrl"
54- reg : Register address and size
55- #clock-cells: should be set to 1, many clock registers are defined
56 under this controller and this property must be present.
57
58Hisilicon designs this controller as one of the system controllers,
59its main functions are the same as Hisilicon system controller, but
60the register offset of some core modules are different.
61
62Example:
63 /*for Hi6220*/
64 sys_ctrl: sys_ctrl@f7030000 {
65 compatible = "hisilicon,hi6220-sysctrl", "syscon";
66 reg = <0x0 0xf7030000 0x0 0x2000>;
67 #clock-cells = <1>;
68 };
69
70
71Hisilicon Hi6220 Power Always ON domain controller
72
73Required properties:
74- compatible : "hisilicon,hi6220-aoctrl"
75- reg : Register address and size
76- #clock-cells: should be set to 1, many clock registers are defined
77 under this controller and this property must be present.
78
79Hisilicon designs this system controller to control the power always
80on domain for mobile platform.
81
82Example:
83 /*for Hi6220*/
84 ao_ctrl: ao_ctrl@f7800000 {
85 compatible = "hisilicon,hi6220-aoctrl", "syscon";
86 reg = <0x0 0xf7800000 0x0 0x2000>;
87 #clock-cells = <1>;
88 };
89
90
91Hisilicon Hi6220 Media domain controller
92
93Required properties:
94- compatible : "hisilicon,hi6220-mediactrl"
95- reg : Register address and size
96- #clock-cells: should be set to 1, many clock registers are defined
97 under this controller and this property must be present.
98
99Hisilicon designs this system controller to control the multimedia
100domain(e.g. codec, G3D ...) for mobile platform.
101
102Example:
103 /*for Hi6220*/
104 media_ctrl: media_ctrl@f4410000 {
105 compatible = "hisilicon,hi6220-mediactrl", "syscon";
106 reg = <0x0 0xf4410000 0x0 0x1000>;
107 #clock-cells = <1>;
108 };
109
110
111Hisilicon Hi6220 Power Management domain controller
112
113Required properties:
114- compatible : "hisilicon,hi6220-pmctrl"
115- reg : Register address and size
116- #clock-cells: should be set to 1, some clock registers are define
117 under this controller and this property must be present.
118
119Hisilicon designs this system controller to control the power management
120domain for mobile platform.
121
122Example:
123 /*for Hi6220*/
124 pm_ctrl: pm_ctrl@f7032000 {
125 compatible = "hisilicon,hi6220-pmctrl", "syscon";
126 reg = <0x0 0xf7032000 0x0 0x1000>;
127 #clock-cells = <1>;
128 };
129
Leo Yan7e2a51e2015-08-04 15:27:26 +0800130
131Hisilicon Hi6220 SRAM controller
132
133Required properties:
134- compatible : "hisilicon,hi6220-sramctrl", "syscon"
135- reg : Register address and size
136
137Hisilicon's SoCs use sram for multiple purpose; on Hi6220 there have several
138SRAM banks for power management, modem, security, etc. Further, use "syscon"
139managing the common sram which can be shared by multiple modules.
140
141Example:
142 /*for Hi6220*/
143 sram: sram@fff80000 {
144 compatible = "hisilicon,hi6220-sramctrl", "syscon";
145 reg = <0x0 0xfff80000 0x0 0x12000>;
146 };
147
Bintian Wang3833fe52015-02-25 15:23:11 +0800148-----------------------------------------------------------------------
Wang Long56a9c902014-12-24 03:09:58 +0000149Hisilicon HiP01 system controller
150
151Required properties:
152- compatible : "hisilicon,hip01-sysctrl"
153- reg : Register address and size
154
155The HiP01 system controller is mostly compatible with hisilicon
156system controller,but it has some specific control registers for
157HIP01 SoC family, such as slave core boot, and also some same
158registers located at different offset.
159
160Example:
161
162 /* for hip01-ca9x2 */
163 sysctrl: system-controller@10000000 {
164 compatible = "hisilicon,hip01-sysctrl", "hisilicon,sysctrl";
165 reg = <0x10000000 0x1000>;
166 reboot-offset = <0x4>;
167 };
168
169-----------------------------------------------------------------------
Zhou Wang500a1d92015-10-29 20:02:51 -0500170Hisilicon HiP05 PCIe-SAS system controller
171
172Required properties:
173- compatible : "hisilicon,pcie-sas-subctrl", "syscon";
174- reg : Register address and size
175
176The HiP05 PCIe-SAS system controller is shared by PCIe and SAS controllers in
177HiP05 Soc to implement some basic configurations.
178
179Example:
180 /* for HiP05 PCIe-SAS system */
181 pcie_sas: system_controller@0xb0000000 {
182 compatible = "hisilicon,pcie-sas-subctrl", "syscon";
183 reg = <0xb0000000 0x10000>;
184 };
185
186-----------------------------------------------------------------------
Haifeng Yan06cc5c12014-04-11 11:54:11 +0800187Hisilicon CPU controller
188
189Required properties:
190- compatible : "hisilicon,cpuctrl"
191- reg : Register address and size
192
193The clock registers and power registers of secondary cores are defined
194in CPU controller, especially in HIX5HD2 SoC.
195
196-----------------------------------------------------------------------
Zhangfei Gao62ac9832014-01-13 17:37:32 +0800197PCTRL: Peripheral misc control register
198
199Required Properties:
200- compatible: "hisilicon,pctrl"
201- reg: Address and size of pctrl.
202
203Example:
204
205 /* for Hi3620 */
206 pctrl: pctrl@fca09000 {
207 compatible = "hisilicon,pctrl";
208 reg = <0xfca09000 0x1000>;
209 };
Haojian Zhuangf2b22ab2014-05-09 17:10:53 +0800210
211-----------------------------------------------------------------------
212Fabric:
213
214Required Properties:
215- compatible: "hisilicon,hip04-fabric";
216- reg: Address and size of Fabric
217
218-----------------------------------------------------------------------
219Bootwrapper boot method (software protocol on SMP):
220
221Required Properties:
222- compatible: "hisilicon,hip04-bootwrapper";
223- boot-method: Address and size of boot method.
224 [0]: bootwrapper physical address
225 [1]: bootwrapper size
226 [2]: relocation physical address
227 [3]: relocation size